Home
last modified time | relevance | path

Searched refs:MRM2m (Results 1 – 15 of 15) sorted by relevance

/external/llvm/lib/Target/X86/MCTargetDesc/
DX86BaseInfo.h300 MRM0m = 24, MRM1m = 25, MRM2m = 26, MRM3m = 27, // Format /0 /1 /2 /3 enumerator
693 case X86II::MRM2m: case X86II::MRM3m: in getMemoryOperandNo()
DX86MCCodeEmitter.cpp800 case X86II::MRM2m: case X86II::MRM3m: in EmitVEXOpcodePrefix()
1044 case X86II::MRM2m: case X86II::MRM3m: in DetermineREXPrefix()
1412 case X86II::MRM2m: case X86II::MRM3m: in EncodeInstruction()
/external/llvm/lib/Target/X86/
DX86InstrShiftRotate.td412 def RCL8m1 : I<0xD0, MRM2m, (outs), (ins i8mem:$dst),
414 def RCL8mi : Ii8<0xC0, MRM2m, (outs), (ins i8mem:$dst, i8imm:$cnt),
416 def RCL16m1 : I<0xD1, MRM2m, (outs), (ins i16mem:$dst),
418 def RCL16mi : Ii8<0xC1, MRM2m, (outs), (ins i16mem:$dst, i8imm:$cnt),
420 def RCL32m1 : I<0xD1, MRM2m, (outs), (ins i32mem:$dst),
422 def RCL32mi : Ii8<0xC1, MRM2m, (outs), (ins i32mem:$dst, i8imm:$cnt),
424 def RCL64m1 : RI<0xD1, MRM2m, (outs), (ins i64mem:$dst),
426 def RCL64mi : RIi8<0xC1, MRM2m, (outs), (ins i64mem:$dst, i8imm:$cnt),
447 def RCL8mCL : I<0xD2, MRM2m, (outs), (ins i8mem:$dst),
449 def RCL16mCL : I<0xD3, MRM2m, (outs), (ins i16mem:$dst),
[all …]
DX86InstrFPStack.td295 def FCOM32m : FPI<0xD8, MRM2m, (outs), (ins f32mem:$src), "fcom{s}\t$src">;
301 def FICOM32m : FPI<0xDA, MRM2m, (outs), (ins i32mem:$src), "ficom{l}\t$src">;
304 def FCOM64m : FPI<0xDC, MRM2m, (outs), (ins f64mem:$src), "fcom{l}\t$src">;
311 def FICOM16m : FPI<0xDE, MRM2m, (outs), (ins i16mem:$src), "ficom{s}\t$src">;
454 def ST_F32m : FPI<0xD9, MRM2m, (outs), (ins f32mem:$dst), "fst{s}\t$dst",
456 def ST_F64m : FPI<0xDD, MRM2m, (outs), (ins f64mem:$dst), "fst{l}\t$dst",
464 def IST_F16m : FPI<0xDF, MRM2m, (outs), (ins i16mem:$dst), "fist{s}\t$dst",
466 def IST_F32m : FPI<0xDB, MRM2m, (outs), (ins i32mem:$dst), "fist{l}\t$dst",
DX86InstrControl.td192 def CALL16m : I<0xFF, MRM2m, (outs), (ins i16mem:$dst),
200 def CALL32m : I<0xFF, MRM2m, (outs), (ins i32mem:$dst),
272 def CALL64m : I<0xFF, MRM2m, (outs), (ins i64mem:$dst),
DX86InstrSystem.td420 def LGDT16m : I<0x01, MRM2m, (outs), (ins opaque48mem:$src),
422 def LGDT32m : I<0x01, MRM2m, (outs), (ins opaque48mem:$src),
424 def LGDT64m : I<0x01, MRM2m, (outs), (ins opaque80mem:$src),
434 def LLDT16m : I<0x00, MRM2m, (outs), (ins i16mem:$src),
DX86InstrArithmetic.td435 def NOT8m : I<0xF6, MRM2m, (outs), (ins i8mem :$dst),
438 def NOT16m : I<0xF7, MRM2m, (outs), (ins i16mem:$dst),
442 def NOT32m : I<0xF7, MRM2m, (outs), (ins i32mem:$dst),
446 def NOT64m : RI<0xF7, MRM2m, (outs), (ins i64mem:$dst), "not{q}\t$dst",
1198 defm ADC : ArithBinOp_RFF<0x10, 0x12, 0x14, "adc", MRM2r, MRM2m, X86adc_flag,
DX86InstrAVX512.td3521 defm VPSRL : avx512_shift_rmi_dq<0x72, 0x73, MRM2r, MRM2m, "vpsrl", X86vsrli>,
3522 avx512_shift_rmi_w<0x71, MRM2r, MRM2m, "vpsrlw", X86vsrli>;
5123 defm VGATHERPF1DPS: avx512_gather_scatter_prefetch<0xC6, MRM2m, "vgatherpf1dps",
5126 defm VGATHERPF1QPS: avx512_gather_scatter_prefetch<0xC7, MRM2m, "vgatherpf1qps",
5129 defm VGATHERPF1DPD: avx512_gather_scatter_prefetch<0xC6, MRM2m, "vgatherpf1dpd",
5132 defm VGATHERPF1QPD: avx512_gather_scatter_prefetch<0xC7, MRM2m, "vgatherpf1qpd",
DX86InstrInfo.td2127 defm BLSMSK32 : bmi_bls<"blsmsk{l}", MRM2r, MRM2m, GR32, i32mem>;
2128 defm BLSMSK64 : bmi_bls<"blsmsk{q}", MRM2r, MRM2m, GR64, i64mem>, VEX_W;
2346 defm BLSFILL : tbm_binary_intr<0x01, "blsfill", MRM2r, MRM2m>;
DX86InstrFormats.td33 def MRM0m : Format<24>; def MRM1m : Format<25>; def MRM2m : Format<26>;
DX86InstrSSE.td3711 def PREFETCHT1 : I<0x18, MRM2m, (outs), (ins i8mem:$src),
3759 def VLDMXCSR : VPSI<0xAE, MRM2m, (outs), (ins i32mem:$src),
3767 def LDMXCSR : I<0xAE, MRM2m, (outs), (ins i32mem:$src),
/external/llvm/utils/TableGen/
DX86RecognizableInstr.cpp110 MRM0m = 24, MRM1m = 25, MRM2m = 26, MRM3m = 27, enumerator
743 case X86Local::MRM2m: in emitInstructionSpecifier()
860 case X86Local::MRM2m: case X86Local::MRM3m: in emitDecodePath()
/external/llvm/test/TableGen/
DTargetInstrInfo.td55 def MRM0m : Format<24>; def MRM1m : Format<25>; def MRM2m : Format<26>;
/external/llvm/docs/TableGen/
DLangIntro.rst549 def CALL32m : I<0xFF, MRM2m, (outs), (ins i32mem:$dst, variable_ops),
/external/llvm/docs/
DWritingAnLLVMBackend.rst1827 case X86II::MRM2m: case X86II::MRM3m: // a MEMORY r/m operand and