Home
last modified time | relevance | path

Searched refs:MVN (Results 1 – 25 of 28) sorted by relevance

12

/external/llvm/lib/Target/Hexagon/
DHexagonExpandCondsets.cpp555 VNInfo *MVN = LT->valno; in removeInstrFromLiveness() local
573 LID.MergeValueNumberInto(MVN, P->valno); in removeInstrFromLiveness()
600 if (I->valno != MVN) in removeInstrFromLiveness()
606 MVN->markUnused(); in removeInstrFromLiveness()
/external/tremolo/Tremolo/
DbitwiseARM.s128 @MVN r0,#0 ; return -1
366 MVN r1,#0 @ r1 = -1 = bitsLeftInSegment
368 @MVN r0,#0 ; return -1
Ddpen.s55 MVN r0,#0 @ return -1
394 MVN r0,#0
450 MVN r0, #0 @ return -1
DmdctLARM.s55 MVN r4, #0x8000
114 MVN r4, #0x8000
190 MVN r4, #0x8000
230 MVN r4, #0x8000
DmdctARM.s57 MVN r4, #0x8000
116 MVN r4, #0x8000
192 MVN r4, #0x8000
231 MVN r4, #0x8000
/external/v8/src/arm/
Dconstants-arm.h145 MVN = 15 << 21 // Move Not. enumerator
Ddisasm-arm.cc937 case MVN: { in DecodeType01()
Dsimulator-arm.cc2467 case MVN: { in DecodeType01()
Dassembler-arm.cc1534 addrmod1(cond | MVN | s, r0, dst, src); in mvn()
/external/llvm/test/MC/Disassembler/ARM/
Dthumb1.txt304 # MVN
Dbasic-arm-instructions.txt928 # MVN (immediate)
954 # MVN (register)
978 # MVN (shifted register)
Dthumb2.txt1166 # MVN(immediate)
1186 # MVN(register)
/external/llvm/lib/Target/ARM/
DARMScheduleV6.td82 // MVN instructions
DARMScheduleSwift.td72 // MVN instructions
1188 // MOV(register-shiftedregister) MVN(register-shiftedregister)
1190 // MOV,MVN
DARMScheduleA8.td89 // MVN instructions
DARMScheduleA9.td68 // MVN instructions
/external/llvm/test/MC/ARM/
Dbasic-thumb-instructions.s433 @ MVN
Dbasic-arm-instructions.s1506 @ MVN (immediate)
1546 @ MVN (register)
1570 @ MVN (shifted register)
Dbasic-thumb2-instructions.s1541 @ MVN(immediate)
1561 @ MVN(register)
Dv8_IT_manual.s292 @ MVN reg, encoding T1
296 @ MVN reg, encoding T2 (32-bit)
/external/llvm/test/MC/AArch64/
Darm64-aliases.s151 ; MVN aliases
Darm64-advsimd.s1878 ; MVN is an alias for 'not'.
/external/llvm/lib/Target/AArch64/
DAArch64SchedCyclone.td373 // MVN,NEG,NOT are WriteV
/external/vixl/doc/
Dsupported-instructions.md850 ### MVN ### subsection
2726 ### MVN ### subsection
/external/valgrind/none/tests/arm/
Dv6intARM.stdout.exp16 MVN

12