| /external/llvm/utils/TableGen/ |
| D | X86RecognizableInstr.h | 52 uint8_t OpSize; variable
125 bool hasREX_WPrefix, uint8_t OpSize);
136 uint8_t OpSize);
141 uint8_t OpSize);
146 uint8_t OpSize);
148 uint8_t OpSize);
150 uint8_t OpSize);
152 uint8_t OpSize);
154 uint8_t OpSize);
156 uint8_t OpSize);
[all …]
|
| D | X86RecognizableInstr.cpp | 211 OpSize = byteFromRec(Rec, "OpSizeBits"); in RecognizableInstr()
420 if (HasREX_WPrefix && (OpSize == X86Local::OpSize16 || OpPrefix == X86Local::PD)) in insnContext()
424 else if (OpSize == X86Local::OpSize16 && OpPrefix == X86Local::XD) in insnContext()
426 else if (OpSize == X86Local::OpSize16 && OpPrefix == X86Local::XS) in insnContext()
428 else if (OpSize == X86Local::OpSize16 && AdSize == X86Local::AdSize32) in insnContext()
430 else if (OpSize == X86Local::OpSize16 || OpPrefix == X86Local::PD) in insnContext()
447 if (OpSize == X86Local::OpSize16 && OpPrefix == X86Local::XD) in insnContext()
449 else if (OpSize == X86Local::OpSize16 && OpPrefix == X86Local::XS) in insnContext()
451 else if (OpSize == X86Local::OpSize16 && AdSize == X86Local::AdSize16) in insnContext()
453 else if (OpSize == X86Local::OpSize16 || OpPrefix == X86Local::PD) in insnContext()
[all …]
|
| /external/llvm/lib/Target/R600/MCTargetDesc/ |
| D | SIMCCodeEmitter.cpp | 45 uint32_t getLitEncoding(const MCOperand &MO, unsigned OpSize) const;
165 unsigned OpSize) const { in getLitEncoding()
174 if (OpSize == 4) in getLitEncoding()
177 assert(OpSize == 8); in getLitEncoding()
|
| /external/llvm/lib/Target/R600/ |
| D | SIInstrInfo.h | 215 bool isInlineConstant(const MachineOperand &MO, unsigned OpSize) const;
216 bool isLiteralConstant(const MachineOperand &MO, unsigned OpSize) const;
228 unsigned OpSize) const;
|
| D | SIFoldOperands.cpp | 176 unsigned OpSize = TII->getOpSize(MI, 1); in runOnMachineFunction() local
188 if (FoldingImm && !TII->isInlineConstant(OpToFold, OpSize) && in runOnMachineFunction()
|
| D | SIInstrInfo.cpp | 1148 unsigned OpSize) const { in isInlineConstant()
1156 unsigned BitSize = 8 * OpSize; in isInlineConstant()
1164 unsigned OpSize) const { in isLiteralConstant()
1165 return MO.isImm() && !isInlineConstant(MO, OpSize); in isLiteralConstant()
1195 unsigned OpSize = RI.getRegClass(OpInfo.RegClass)->getSize(); in isImmOperandLegal() local
1196 if (isLiteralConstant(MO, OpSize)) in isImmOperandLegal()
1226 unsigned OpSize) const { in usesConstantBus()
1228 if (isLiteralConstant(MO, OpSize)) in usesConstantBus()
|
| /external/llvm/include/llvm/Analysis/ |
| D | TargetTransformInfoImpl.h | 78 unsigned OpSize = OpTy->getScalarSizeInBits(); in getOperationCost() local
79 if (DL->isLegalInteger(OpSize) && in getOperationCost()
80 OpSize <= DL->getPointerTypeSizeInBits(Ty)) in getOperationCost()
|
| /external/llvm/test/CodeGen/X86/ |
| D | rotate4.ll | 4 ; a << (b & (OpSize-1)) | a >> ((0 - b) & (OpSize-1))
|
| /external/llvm/lib/Analysis/ |
| D | ConstantFolding.cpp | 659 unsigned OpSize = DL.getTypeSizeInBits(Op0->getType()); in SymbolicallyEvaluateBinop() local
664 return ConstantInt::get(Op0->getType(), Offs1.zextOrTrunc(OpSize) - in SymbolicallyEvaluateBinop()
665 Offs2.zextOrTrunc(OpSize)); in SymbolicallyEvaluateBinop()
|
| /external/llvm/lib/Target/X86/ |
| D | X86InstrFormats.td | 164 class OpSize16 { OperandSize OpSize = OpSize16; }
165 class OpSize32 { OperandSize OpSize = OpSize32; }
248 OperandSize OpSize = OpSizeFixed; // Does this instruction's encoding change
250 bits<2> OpSizeBits = OpSize.Value;
|
| D | X86InstrArithmetic.td | 605 /// OpSize - Selects whether the instruction needs a 0x66 prefix based on
608 OperandSize OpSize = opSize;
649 let OpSize = typeinfo.OpSize;
|
| D | X86ISelLowering.cpp | 2946 uint32_t OpSize = (VA.getLocVT().getSizeInBits()+7)/8; in LowerCall() local
2947 FI = MF.getFrameInfo()->CreateFixedObject(OpSize, Offset, true); in LowerCall()
|
| D | X86InstrSSE.td | 2174 // SSE2 instructions without OpSize prefix
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | DAGCombiner.cpp | 3639 static bool matchRotateSub(SDValue Pos, SDValue Neg, unsigned OpSize) { in matchRotateSub() argument
3673 isPowerOf2_64(OpSize) && in matchRotateSub()
3675 cast<ConstantSDNode>(Neg.getOperand(1))->getAPIntValue() == OpSize - 1) { in matchRotateSub()
3677 MaskLoBits = Log2_64(OpSize); in matchRotateSub()
3693 cast<ConstantSDNode>(Pos.getOperand(1))->getAPIntValue() == OpSize - 1) in matchRotateSub()
3729 return Width == OpSize; in matchRotateSub()
11794 int OpSize = OpVT.getVectorNumElements(); in simplifyShuffleOperandRecursively() local
11795 SmallBitVector OpUsedElements(OpSize, false); in simplifyShuffleOperandRecursively()
11802 for (int j = 0; j < OpSize; ++j) in simplifyShuffleOperandRecursively()
11803 if (UsedElements[i * OpSize + j]) { in simplifyShuffleOperandRecursively()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 2721 unsigned OpSize = Flags.isByVal() ? Flags.getByValSize() * 8 in LowerCall() local
2723 OpSize = (OpSize + 7) / 8; in LowerCall()
2726 if (OpSize < 8) in LowerCall()
2727 BEAlign = 8 - OpSize; in LowerCall()
2736 int FI = MF.getFrameInfo()->CreateFixedObject(OpSize, Offset, true); in LowerCall()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 3758 uint32_t OpSize = (Arg.getValueType().getSizeInBits()+7)/8; in CalculateTailCallArgDest() local
3759 int FI = MF.getFrameInfo()->CreateFixedObject(OpSize, Offset, true); in CalculateTailCallArgDest()
|