Searched refs:OutVal (Results 1 – 3 of 3) sorted by relevance
| /external/llvm/lib/Target/Sparc/ |
| D | SparcISelLowering.cpp | 270 SDValue OutVal = OutVals[i]; in LowerReturn_64() local
276 OutVal = DAG.getNode(ISD::SIGN_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
279 OutVal = DAG.getNode(ISD::ZERO_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
282 OutVal = DAG.getNode(ISD::ANY_EXTEND, DL, VA.getLocVT(), OutVal); in LowerReturn_64()
291 OutVal = DAG.getNode(ISD::SHL, DL, MVT::i64, OutVal, in LowerReturn_64()
298 OutVal = DAG.getNode(ISD::OR, DL, MVT::i64, OutVal, NV); in LowerReturn_64()
304 Chain = DAG.getCopyToReg(Chain, DL, VA.getLocReg(), OutVal, Flag); in LowerReturn_64()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 1625 SDValue OutVal = N->getOperand(3); in PerformDAGCombine() local
1627 if (OutVal.hasOneUse()) { in PerformDAGCombine()
1628 unsigned BitWidth = OutVal.getValueSizeInBits(); in PerformDAGCombine()
1634 if (TLO.ShrinkDemandedConstant(OutVal, DemandedMask) || in PerformDAGCombine()
1635 TLI.SimplifyDemandedBits(OutVal, DemandedMask, KnownZero, KnownOne, in PerformDAGCombine()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGBuilder.cpp | 6801 SDValue OutVal = OutRegs.getCopyFromRegs(DAG, FuncInfo, getCurSDLoc(), in visitInlineAsm() local
6803 StoresToEmit.push_back(std::make_pair(OutVal, Ptr)); in visitInlineAsm()
|