| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDGPUISelLowering.cpp | 193 SDValue RCP = DAG.getNode(AMDGPUISD::URECIP, DL, VT, Den); in LowerUDIVREM() local
196 SDValue RCP_LO = DAG.getNode(ISD::UMULO, DL, VT, RCP, Den); in LowerUDIVREM()
199 SDValue RCP_HI = DAG.getNode(ISD::MULHU, DL, VT, RCP, Den); in LowerUDIVREM()
211 SDValue E = DAG.getNode(ISD::MULHU, DL, VT, ABS_RCP_LO, RCP); in LowerUDIVREM()
214 SDValue RCP_A_E = DAG.getNode(ISD::ADD, DL, VT, RCP, E); in LowerUDIVREM()
217 SDValue RCP_S_E = DAG.getNode(ISD::SUB, DL, VT, RCP, E); in LowerUDIVREM()
|
| /external/llvm/test/CodeGen/R600/ |
| D | udivrem.ll | 30 ; SI: v_rcp_iflag_f32_e32 [[RCP:v[0-9]+]]
31 ; SI-DAG: v_mul_hi_u32 [[RCP_HI:v[0-9]+]], [[RCP]]
32 ; SI-DAG: v_mul_lo_i32 [[RCP_LO:v[0-9]+]], [[RCP]]
35 ; SI: v_mul_hi_u32 [[E:v[0-9]+]], {{v[0-9]+}}, [[RCP]]
36 ; SI-DAG: v_add_i32_e32 [[RCP_A_E:v[0-9]+]], [[E]], [[RCP]]
37 ; SI-DAG: v_subrev_i32_e32 [[RCP_S_E:v[0-9]+]], [[E]], [[RCP]]
|
| /external/mesa3d/src/gallium/tests/graw/fragment-shader/ |
| D | frag-cb-1d.sh | 10 RCP TEMP[1], CONST[3].xxxx
|
| D | frag-rcp.sh | 12 RCP TEMP[0].x, TEMP[0].xxxx
|
| /external/mesa3d/src/gallium/tests/graw/vertex-shader/ |
| D | vert-cb-1d.sh | 13 RCP TEMP[1], CONST[3].xxxx
|
| D | vert-rcp.sh | 14 RCP TEMP[0].x, TEMP[0].xxxx
|
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_opcode_tmp.h | 46 OP11(RCP)
|
| /external/mesa3d/src/mesa/program/ |
| D | program_lexer.l | 225 RCP{szf}{cc}{sat} { return_opcode( 1, SCALAR_OP, RCP, 3); }
|
| /external/eclipse-basebuilder/basebuilder-3.6.2/org.eclipse.releng.basebuilder/plugins/org.eclipse.pde.build_3.6.1.R36x_v20100823/templates/headless-build/ |
| D | build.properties | 150 # in most RCP app or a plug-in, the baseLocation should be the location of a previously
151 # installed Eclipse against which the application or plug-in code will be compiled and the RCP delt…
|
| /external/llvm/lib/Target/R600/ |
| D | AMDGPUISelLowering.h | 246 RCP, enumerator
|
| D | AMDGPUISelLowering.cpp | 932 return DAG.getNode(AMDGPUISD::RCP, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN()
1593 fa, DAG.getNode(AMDGPUISD::RCP, DL, FltVT, fb)); in LowerDIVREM24()
1740 SDValue RCP = DAG.getNode(AMDGPUISD::URECIP, DL, VT, Den); in LowerUDIVREM() local
1743 SDValue RCP_LO = DAG.getNode(ISD::MUL, DL, VT, RCP, Den); in LowerUDIVREM()
1746 SDValue RCP_HI = DAG.getNode(ISD::MULHU, DL, VT, RCP, Den); in LowerUDIVREM()
1758 SDValue E = DAG.getNode(ISD::MULHU, DL, VT, ABS_RCP_LO, RCP); in LowerUDIVREM()
1761 SDValue RCP_A_E = DAG.getNode(ISD::ADD, DL, VT, RCP, E); in LowerUDIVREM()
1764 SDValue RCP_S_E = DAG.getNode(ISD::SUB, DL, VT, RCP, E); in LowerUDIVREM()
2634 NODE_NAME_CASE(RCP) in getTargetNodeName()
2702 return DAG.getNode(AMDGPUISD::RCP, SDLoc(Operand), VT, Operand); in getRecipEstimate()
|
| D | AMDGPUInstrInfo.td | 57 def AMDGPUrcp : SDNode<"AMDGPUISD::RCP", SDTFPUnaryOp>;
|
| D | SIISelLowering.cpp | 1066 return DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in LowerFastFDIV()
1073 SDValue Recip = DAG.getNode(AMDGPUISD::RCP, SL, VT, RHS); in LowerFastFDIV()
1112 SDValue r0 = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f32, r1); in LowerFDIV32()
1135 SDValue Rcp = DAG.getNode(AMDGPUISD::RCP, SL, MVT::f64, DivScale0); in LowerFDIV64()
|
| /external/mesa3d/src/gallium/state_trackers/d3d1x/gd3d1x/ |
| D | sm4_to_tgsi.cpp | 266 OP1(RCP); in translate_insns()
|
| /external/llvm/lib/Target/X86/ |
| D | X86.td | 194 "true", "Use RCP* to optimize division calculations">;
|
| D | X86InstrSSE.td | 3591 defm RCP : sse1_fp_unop_s<0x53, "rcp", X86frcp, SSE_RCPS>,
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 455 NV50_IR_OPCODE_CASE(RCP, RCP); in translateOpcode()
|
| /external/mesa3d/src/gallium/drivers/nv30/ |
| D | nvfx_vertprog.c | 648 nvfx_vp_emit(vpc, arith(sat, SCA, RCP, dst, mask, none, none, src[0])); in nvfx_vertprog_parse_instruction()
|
| D | nvfx_fragprog.c | 681 nvfx_fp_emit(fpc, arith(sat, RCP, dst, mask, src[0], none, none)); in nvfx_fragprog_parse_instruction()
|
| /external/mesa3d/src/mesa/drivers/dri/r200/ |
| D | r200_vertprog.c | 91 OPN(RCP, 1|SCALAR_FLAG),
|
| /external/mesa3d/src/gallium/docs/source/ |
| D | tgsi.rst | 24 *replicated* to *dst*. :opcode:`RCP` is one such instruction.
74 .. opcode:: RCP - Reciprocal
|