Home
last modified time | relevance | path

Searched refs:SMUL_LOHI (Results 1 – 24 of 24) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DISDOpcodes.h191 SMUL_LOHI, UMUL_LOHI, enumerator
DSelectionDAG.h1048 case ISD::SMUL_LOHI:
/external/mesa3d/src/gallium/drivers/radeon/
DAMDILISelLowering.cpp120 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
148 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
168 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in InitAMDILLowering()
/external/llvm/lib/Target/Mips/
DMips16ISelDAGToDAG.cpp294 case ISD::SMUL_LOHI: in selectNode()
DMipsSEISelLowering.cpp114 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Custom); in MipsSETargetLowering()
125 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Custom); in MipsSETargetLowering()
158 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in MipsSETargetLowering()
205 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in MipsSETargetLowering()
365 case ISD::SMUL_LOHI: return lowerMulDiv(Op, MipsISD::Mult, true, true, DAG); in LowerOperation()
410 if (MultOpc != ISD::SMUL_LOHI && MultOpc != ISD::UMUL_LOHI) in selectMADD()
482 if (MultOpc != ISD::SMUL_LOHI && MultOpc != ISD::UMUL_LOHI) in selectMSUB()
/external/llvm/lib/CodeGen/SelectionDAG/
DTargetLowering.cpp2693 else if (IsAfterLegalization ? isOperationLegal(ISD::SMUL_LOHI, VT) : in BuildSDIV()
2694 isOperationLegalOrCustom(ISD::SMUL_LOHI, VT)) in BuildSDIV()
2695 Q = SDValue(DAG.getNode(ISD::SMUL_LOHI, dl, DAG.getVTList(VT, VT), in BuildSDIV()
2815 bool HasSMUL_LOHI = isOperationLegalOrCustom(ISD::SMUL_LOHI, HiLoVT); in expandMUL()
2858 Lo = DAG.getNode(ISD::SMUL_LOHI, dl, DAG.getVTList(HiLoVT, HiLoVT), LL, in expandMUL()
DSelectionDAGDumper.cpp174 case ISD::SMUL_LOHI: return "smul_lohi"; in getOperationName()
DLegalizeDAG.cpp3555 ISD::SMUL_LOHI; in ExpandNode()
3578 bool HasSMUL_LOHI = TLI.isOperationLegalOrCustom(ISD::SMUL_LOHI, VT); in ExpandNode()
3584 OpToUse = ISD::SMUL_LOHI; in ExpandNode()
3588 OpToUse = ISD::SMUL_LOHI; in ExpandNode()
3684 { ISD::MULHS, ISD::SMUL_LOHI, ISD::SIGN_EXTEND }}; in ExpandNode()
DDAGCombiner.cpp1318 case ISD::SMUL_LOHI: return visitSMUL_LOHI(N); in visit()
/external/llvm/lib/Target/XCore/
DXCoreISelLowering.cpp103 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Custom); in XCoreTargetLowering()
220 case ISD::SMUL_LOHI: return LowerSMUL_LOHI(Op, DAG); in LowerOperation()
571 assert(Op.getValueType() == MVT::i32 && Op.getOpcode() == ISD::SMUL_LOHI && in LowerSMUL_LOHI()
/external/llvm/lib/Target/MSP430/
DMSP430ISelLowering.cpp146 setOperationAction(ISD::SMUL_LOHI, MVT::i8, Expand); in MSP430TargetLowering()
151 setOperationAction(ISD::SMUL_LOHI, MVT::i16, Expand); in MSP430TargetLowering()
/external/llvm/lib/Target/BPF/
DBPFISelLowering.cpp124 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in BPFTargetLowering()
/external/llvm/lib/Target/X86/
DX86ISelDAGToDAG.cpp1104 case ISD::SMUL_LOHI: in MatchAddressRecursively()
2288 case ISD::SMUL_LOHI: in Select()
2293 bool isSigned = Opcode == ISD::SMUL_LOHI; in Select()
DX86ISelLowering.cpp702 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in X86TargetLowering()
813 setOperationAction(ISD::SMUL_LOHI, MVT::v4i32, Custom); in X86TargetLowering()
1133 setOperationAction(ISD::SMUL_LOHI, MVT::v8i32, Custom); in X86TargetLowering()
16037 bool IsSigned = Op->getOpcode() == ISD::SMUL_LOHI; in LowerMUL_LOHI()
17246 case ISD::SMUL_LOHI: return LowerMUL_LOHI(Op, Subtarget, DAG); in LowerOperation()
/external/llvm/lib/Target/Hexagon/
DHexagonISelLowering.cpp1304 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in HexagonTargetLowering()
1759 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in HexagonTargetLowering()
1762 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in HexagonTargetLowering()
/external/llvm/lib/Target/R600/
DAMDGPUISelLowering.cpp274 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AMDGPUTargetLowering()
334 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AMDGPUTargetLowering()
/external/llvm/lib/Target/Sparc/
DSparcISelLowering.cpp1549 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in SparcTargetLowering()
1553 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in SparcTargetLowering()
/external/llvm/lib/Target/ARM/
DARMISelLowering.cpp419 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in ARMTargetLowering()
670 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in ARMTargetLowering()
7845 V->getOpcode() == ISD::SMUL_LOHI) in findMUL_LOHI()
7891 AddcOp0->getOpcode() != ISD::SMUL_LOHI && in AddCombineTo64bitMLAL()
7893 AddcOp1->getOpcode() != ISD::SMUL_LOHI) in AddCombineTo64bitMLAL()
7929 unsigned FinalOpc = (Opc == ISD::SMUL_LOHI) ? ARMISD::SMLAL : ARMISD::UMLAL; in AddCombineTo64bitMLAL()
DARMISelDAGToDAG.cpp2641 case ISD::SMUL_LOHI: { in Select()
/external/llvm/lib/Target/SystemZ/
DSystemZISelLowering.cpp182 setOperationAction(ISD::SMUL_LOHI, VT, Custom); in SystemZTargetLowering()
2722 case ISD::SMUL_LOHI: in LowerOperation()
/external/llvm/include/llvm/Target/
DTargetSelectionDAG.td346 def smullohi : SDNode<"ISD::SMUL_LOHI" , SDTIntBinHiLoOp, [SDNPCommutative]>;
/external/llvm/lib/Target/PowerPC/
DPPCISelLowering.cpp153 setOperationAction(ISD::SMUL_LOHI, MVT::i32, Expand); in PPCTargetLowering()
155 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in PPCTargetLowering()
466 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in PPCTargetLowering()
/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.cpp239 setOperationAction(ISD::SMUL_LOHI, MVT::i64, Expand); in AArch64TargetLowering()
591 setOperationAction(ISD::SMUL_LOHI, VT, Expand); in AArch64TargetLowering()
/external/llvm/docs/
DCodeGenerator.rst1085 multiple values (e.g. ``SMUL_LOHI``, ``LOAD``, ``CALL``, etc). This is the