Searched refs:ScaleVT (Results 1 – 2 of 2) sorted by relevance
/external/llvm/lib/Target/R600/ |
D | SIISelLowering.cpp | 1129 SDVTList ScaleVT = DAG.getVTList(MVT::f64, MVT::i1); in LowerFDIV64() local 1131 SDValue DivScale0 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, Y, Y, X); in LowerFDIV64() 1143 SDValue DivScale1 = DAG.getNode(AMDGPUISD::DIV_SCALE, SL, ScaleVT, X, Y, X); in LowerFDIV64()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | DAGCombiner.cpp | 12132 EVT ScaleVT = SVT.bitsLT(InnerSVT) ? VT : InnerVT; in visitVECTOR_SHUFFLE() local 12133 EVT ScaleSVT = ScaleVT.getScalarType(); in visitVECTOR_SHUFFLE() 12135 if (TLI.isTypeLegal(ScaleVT) && in visitVECTOR_SHUFFLE() 12157 bool LegalMask = TLI.isShuffleMaskLegal(NewMask, ScaleVT); in visitVECTOR_SHUFFLE() 12161 LegalMask = TLI.isShuffleMaskLegal(NewMask, ScaleVT); in visitVECTOR_SHUFFLE() 12165 SV0 = DAG.getNode(ISD::BITCAST, SDLoc(N), ScaleVT, SV0); in visitVECTOR_SHUFFLE() 12166 SV1 = DAG.getNode(ISD::BITCAST, SDLoc(N), ScaleVT, SV1); in visitVECTOR_SHUFFLE() 12169 DAG.getVectorShuffle(ScaleVT, SDLoc(N), SV0, SV1, NewMask)); in visitVECTOR_SHUFFLE()
|