Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_AND (Results 1 – 11 of 11) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c129 { 1, 2, 0, 0, 0, 0, COMP, "AND", TGSI_OPCODE_AND },
274 case TGSI_OPCODE_AND: in tgsi_opcode_infer_src_type()
323 case TGSI_OPCODE_AND: in tgsi_opcode_infer_dst_type()
Dtgsi_util.c216 case TGSI_OPCODE_AND: in tgsi_util_get_inst_usage_mask()
Dtgsi_exec.c3910 case TGSI_OPCODE_AND: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h344 #define TGSI_OPCODE_AND 89 macro
/external/mesa3d/src/mesa/state_tracker/
Dst_glsl_to_tgsi.cpp1558 emit(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2); in visit()
1564 emit(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2); in visit()
1568 emit(ir, TGSI_OPCODE_AND, temp_dst, temp1, temp2); in visit()
1573 emit(ir, TGSI_OPCODE_AND, result_dst, temp1, temp2); in visit()
1732 emit(ir, TGSI_OPCODE_AND, result_dst, op[0], op[1]); in visit()
1764 emit(ir, TGSI_OPCODE_AND, result_dst, op[0], st_src_reg_for_float(1.0)); in visit()
1779 emit(ir, TGSI_OPCODE_AND, result_dst, op[0], st_src_reg_for_int(1)); in visit()
1862 emit(ir, TGSI_OPCODE_AND, result_dst, op[0], op[1]); in visit()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_aos.c914 case TGSI_OPCODE_AND: in lp_emit_instruction_aos()
Dlp_bld_tgsi_action.c1565 bld_base->op_actions[TGSI_OPCODE_AND].emit = and_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp364 case TGSI_OPCODE_AND: in inferSrcType()
1754 case TGSI_OPCODE_AND: in handleInstruction()
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c1058 bld_base->op_actions[TGSI_OPCODE_AND].emit = emit_and; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5335 {TGSI_OPCODE_AND, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_AND_INT, tgsi_op2},
5509 {TGSI_OPCODE_AND, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_AND_INT, tgsi_op2},
5683 {TGSI_OPCODE_AND, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_AND_INT, tgsi_op2},
/external/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c2655 case TGSI_OPCODE_AND: in svga_emit_instruction()