Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_MIN (Results 1 – 17 of 17) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_util.c189 case TGSI_OPCODE_MIN: in tgsi_util_get_inst_usage_mask()
Dtgsi_info.c52 { 1, 2, 0, 0, 0, 0, COMP, "MIN", TGSI_OPCODE_MIN },
Dtgsi_ppc.c653 case TGSI_OPCODE_MIN: in emit_binop()
1109 case TGSI_OPCODE_MIN: in emit_instruction()
Dtgsi_exec.c3504 case TGSI_OPCODE_MIN: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h270 #define TGSI_OPCODE_MIN 12 macro
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c1088 bld_base->op_actions[TGSI_OPCODE_MIN].emit = build_tgsi_intrinsic_nomem; in radeon_llvm_context_init()
1089 bld_base->op_actions[TGSI_OPCODE_MIN].intr_name = "llvm.AMDIL.min."; in radeon_llvm_context_init()
1142 bld_base->op_actions[TGSI_OPCODE_MIN].emit = build_tgsi_intrinsic_nomem; in radeon_llvm_context_init()
1143 bld_base->op_actions[TGSI_OPCODE_MIN].intr_name = "llvm.AMDIL.min."; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/drivers/r300/
Dr300_tgsi_to_rc.c47 case TGSI_OPCODE_MIN: return RC_OPCODE_MIN; in translate_opcode()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c123 TGSI_OPCODE_MIN, tmp, emit_data->args[2]); in clamp_emit()
1593 bld_base->op_actions[TGSI_OPCODE_MIN].emit = min_emit_cpu; in lp_set_default_actions_cpu()
Dlp_bld_tgsi_aos.c537 case TGSI_OPCODE_MIN: in lp_emit_instruction_aos()
/external/mesa3d/src/mesa/state_tracker/
Dst_mesa_to_tgsi.c609 return TGSI_OPCODE_MIN; in translate_opcode()
Dst_glsl_to_tgsi.cpp1831 emit(ir, TGSI_OPCODE_MIN, result_dst, op[0], op[1]); in visit()
/external/mesa3d/src/gallium/drivers/i915/
Di915_fpc_translate.c767 case TGSI_OPCODE_MIN: in i915_translate_instruction()
/external/mesa3d/src/gallium/drivers/nv30/
Dnvfx_vertprog.c630 case TGSI_OPCODE_MIN: in nvfx_vertprog_parse_instruction()
Dnvfx_fragprog.c659 case TGSI_OPCODE_MIN: in nvfx_fragprog_parse_instruction()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5252 {TGSI_OPCODE_MIN, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MIN, tgsi_op2},
5426 {TGSI_OPCODE_MIN, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MIN, tgsi_op2},
5600 {TGSI_OPCODE_MIN, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_MIN, tgsi_op2},
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp1759 case TGSI_OPCODE_MIN: in handleInstruction()
/external/mesa3d/src/gallium/drivers/svga/
Dsvga_tgsi_insn.c55 case TGSI_OPCODE_MIN: return SVGA3DOP_MIN; in translate_opcode()