Searched refs:TGSI_OPCODE_UADD (Results 1 – 7 of 7) sorted by relevance
| /external/mesa3d/src/gallium/auxiliary/tgsi/ |
| D | tgsi_info.c | 169 { 1, 2, 0, 0, 0, 0, COMP, "UADD", TGSI_OPCODE_UADD },
279 case TGSI_OPCODE_UADD: in tgsi_opcode_infer_src_type()
327 case TGSI_OPCODE_UADD: in tgsi_opcode_infer_dst_type()
|
| D | tgsi_exec.c | 4093 case TGSI_OPCODE_UADD: in exec_instruction()
|
| /external/mesa3d/src/gallium/include/pipe/ |
| D | p_shader_tokens.h | 379 #define TGSI_OPCODE_UADD 129 macro
|
| /external/mesa3d/src/gallium/auxiliary/gallivm/ |
| D | lp_bld_tgsi_action.c | 710 TGSI_OPCODE_UADD, tmp, emit_data->args[2]); in umad_emit()
1614 bld_base->op_actions[TGSI_OPCODE_UADD].emit = uadd_emit_cpu; in lp_set_default_actions_cpu()
|
| /external/mesa3d/src/gallium/drivers/nv50/codegen/ |
| D | nv50_ir_from_tgsi.cpp | 369 case TGSI_OPCODE_UADD: in inferSrcType()
1753 case TGSI_OPCODE_UADD: in handleInstruction()
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | radeon_setup_tgsi_llvm.c | 1061 bld_base->op_actions[TGSI_OPCODE_UADD].emit = emit_uadd; in radeon_llvm_context_init()
|
| /external/mesa3d/src/gallium/drivers/r600/ |
| D | r600_shader.c | 5378 {TGSI_OPCODE_UADD, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_ADD_INT, tgsi_op2},
5552 {TGSI_OPCODE_UADD, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_ADD_INT, tgsi_op2},
5726 {TGSI_OPCODE_UADD, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_ADD_INT, tgsi_op2},
|