Home
last modified time | relevance | path

Searched refs:TGSI_OPCODE_USEQ (Results 1 – 7 of 7) sorted by relevance

/external/mesa3d/src/gallium/auxiliary/tgsi/
Dtgsi_info.c176 { 1, 2, 0, 0, 0, 0, COMP, "USEQ", TGSI_OPCODE_USEQ },
286 case TGSI_OPCODE_USEQ: in tgsi_opcode_infer_src_type()
334 case TGSI_OPCODE_USEQ: in tgsi_opcode_infer_dst_type()
Dtgsi_exec.c4121 case TGSI_OPCODE_USEQ: in exec_instruction()
/external/mesa3d/src/gallium/include/pipe/
Dp_shader_tokens.h386 #define TGSI_OPCODE_USEQ 136 macro
/external/mesa3d/src/gallium/drivers/radeon/
Dradeon_setup_tgsi_llvm.c693 case TGSI_OPCODE_USEQ: pred = LLVMIntEQ; break; in emit_icmp()
1080 bld_base->op_actions[TGSI_OPCODE_USEQ].emit = emit_icmp; in radeon_llvm_context_init()
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir_from_tgsi.cpp376 case TGSI_OPCODE_USEQ: in inferSrcType()
433 case TGSI_OPCODE_USEQ: in getSetCond()
2007 case TGSI_OPCODE_USEQ: in handleInstruction()
/external/mesa3d/src/gallium/auxiliary/gallivm/
Dlp_bld_tgsi_action.c1619 bld_base->op_actions[TGSI_OPCODE_USEQ].emit = useq_emit_cpu; in lp_set_default_actions_cpu()
/external/mesa3d/src/gallium/drivers/r600/
Dr600_shader.c5385 {TGSI_OPCODE_USEQ, 0, V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETE_INT, tgsi_op2},
5559 {TGSI_OPCODE_USEQ, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETE_INT, tgsi_op2},
5733 {TGSI_OPCODE_USEQ, 0, EG_V_SQ_ALU_WORD1_OP2_SQ_OP2_INST_SETE_INT, tgsi_op2},