Searched refs:VOP2 (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/docs/ |
| D | R600Usage.rst | 73 VOP1, VOP2, VOP3, VOPC Instructions
79 VOP1, VOP2, and VOPC instructions based on the operands. If you want to force
|
| /external/llvm/lib/Target/R600/ |
| D | SIDefines.h | 29 VOP2 = 1 << 11, enumerator
|
| D | SIInstrFormats.td | 31 field bits<1> VOP2 = 0;
58 let TSFlags{11} = VOP2;
119 let VOP2 = 1;
578 class VOP2 <bits<6> op, dag outs, dag ins, string asm, list<dag> pattern> :
|
| D | SIInstrInfo.td | 48 // Specify a VOP2 opcode for SI and VOP3 opcode for VI
49 // that doesn't have VOP2 encoding on VI
801 !if (!eq(Src2.Value, untyped.Value), 2, // VOP2
840 !if(!eq(NumSrcArgs, 2), (ins Src0RC:$src0, Src1RC:$src1), // VOP2
866 // VOP2 without modifiers
1046 VOP2 <op.SI, outs, ins, opName#asm, []>,
1052 VOP2 <op.VI, outs, ins, opName#asm, []>,
1223 // The VOP2 variant puts the carry out into VCC, the VOP3 variant
1266 // An instruction that is VOP2 on SI and VOP3 on VI, no modifiers.
1274 def _si : VOP2 <op.SI3{5-0}, outs, ins, asm, []>,
[all …]
|
| D | SIInstrInfo.h | 175 return get(Opcode).TSFlags & SIInstrFlags::VOP2; in isVOP2()
|
| D | SIInstructions.td | 1462 // VOP2 Instructions
2241 // VOP2 Patterns
|
| /external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/ |
| D | SIMCCodeEmitter.cpp | 50 VOP2 = 13, enumerator
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | SIInstrInfo.td | 384 class VOP2 <bits<6> op, dag outs, dag ins, string asm, list<dag> pattern> :
397 let EncodingType = 13; // SIInstrEncodingType::VOP2
|
| D | SIInstrFormats.td | 72 VOP2 <
|
| D | SIInstructions.td | 670 def V_CNDMASK_B32 : VOP2 <0x00000000, (outs VReg_32:$dst),
|