Home
last modified time | relevance | path

Searched refs:VectorList (Results 1 – 4 of 4) sorted by relevance

/external/eigen/unsupported/Eigen/src/IterativeSolvers/
DIncompleteCholesky.h40 typedef std::vector<std::list<Index> > VectorList; typedef
127 …wIdx, SclType& vals, const Index& col, const Index& jk, IndexType& firstElt, VectorList& listCol);
152 VectorList listCol(n); // listCol(j) is a linked list of columns to update column j in factorize()
241 …rowIdx, SclType& vals, const Index& col, const Index& jk, IndexType& firstElt, VectorList& listCol) in updateList()
/external/llvm/lib/Target/ARM/AsmParser/
DARMAsmParser.cpp549 struct VectorListOp VectorList; member
590 VectorList = o.VectorList; in ARMOperand()
1431 return Kind == k_VectorList && !VectorList.isDoubleSpaced; in isSingleSpacedVectorList()
1434 return Kind == k_VectorList && VectorList.isDoubleSpaced; in isDoubleSpacedVectorList()
1438 return VectorList.Count == 1; in isVecListOneD()
1444 .contains(VectorList.RegNum)); in isVecListDPair()
1449 return VectorList.Count == 3; in isVecListThreeD()
1454 return VectorList.Count == 4; in isVecListFourD()
1461 .contains(VectorList.RegNum)); in isVecListDPairSpaced()
1466 return VectorList.Count == 3; in isVecListThreeQ()
[all …]
/external/llvm/lib/Target/AArch64/AsmParser/
DAArch64AsmParser.cpp242 struct VectorListOp VectorList; member
289 VectorList = o.VectorList; in AArch64Operand()
366 return VectorList.RegNum; in getVectorListStart()
371 return VectorList.Count; in getVectorListCount()
886 return Kind == k_VectorList && VectorList.Count == NumRegs && in isImplicitlyTypedVectorList()
887 !VectorList.ElementKind; in isImplicitlyTypedVectorList()
894 if (VectorList.Count != NumRegs) in isTypedVectorList()
896 if (VectorList.ElementKind != ElementKind) in isTypedVectorList()
898 return VectorList.NumElements == NumElements; in isTypedVectorList()
1555 Op->VectorList.RegNum = RegNum; in CreateVectorList()
[all …]
/external/llvm/lib/Target/AArch64/
DAArch64RegisterInfo.td483 multiclass VectorList<int count, RegisterClass Reg64, RegisterClass Reg128> {
584 defm VecListOne : VectorList<1, FPR64, FPR128>;
585 defm VecListTwo : VectorList<2, DD, QQ>;
586 defm VecListThree : VectorList<3, DDD, QQQ>;
587 defm VecListFour : VectorList<4, DDDD, QQQQ>;