Home
last modified time | relevance | path

Searched refs:chip_flags (Results 1 – 13 of 13) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/r200/
Dradeon_screen.c391 screen->chip_flags = 0; in radeon_set_screen_flags()
423 …screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_BROKEN_STENCIL | RADEON_CHIPSET_DEPTH_ALW… in radeon_set_screen_flags()
431 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
440 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
449 …screen->chip_flags = R200_CHIPSET_YCBCR_BROKEN | RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_… in radeon_set_screen_flags()
461 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
469 screen->chip_flags = RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
504 screen->chip_flags = 0; in radeonCreateScreen2()
520 screen->chip_flags &= ~RADEON_CHIPSET_TCL; in radeonCreateScreen2()
Dr200_context.c406 if (!(rmesa->radeon.radeonScreen->chip_flags & R200_CHIPSET_YCBCR_BROKEN)) { in r200CreateContext()
458 !(rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL)) { in r200CreateContext()
459 if (rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in r200CreateContext()
460 rmesa->radeon.radeonScreen->chip_flags &= ~RADEON_CHIPSET_TCL; in r200CreateContext()
Dradeon_screen.h59 int chip_flags; member
Dr200_blit.c79 if (r200->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in emit_vtx_state()
Dradeon_fbo.c313 if ((rmesa->radeonScreen->chip_flags & RADEON_CHIPSET_DEPTH_ALWAYS_TILED) && !rrb->has_surface) { in radeon_map_renderbuffer()
422 if ((rmesa->radeonScreen->chip_flags & RADEON_CHIPSET_DEPTH_ALWAYS_TILED) && !rrb->has_surface) { in radeon_unmap_renderbuffer()
Dr200_state_init.c1034 if (!(rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL)) { in r200InitState()
/external/mesa3d/src/mesa/drivers/dri/radeon/
Dradeon_screen.c391 screen->chip_flags = 0; in radeon_set_screen_flags()
423 …screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_BROKEN_STENCIL | RADEON_CHIPSET_DEPTH_ALW… in radeon_set_screen_flags()
431 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
440 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
449 …screen->chip_flags = R200_CHIPSET_YCBCR_BROKEN | RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_… in radeon_set_screen_flags()
461 screen->chip_flags = RADEON_CHIPSET_TCL | RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
469 screen->chip_flags = RADEON_CHIPSET_DEPTH_ALWAYS_TILED; in radeon_set_screen_flags()
504 screen->chip_flags = 0; in radeonCreateScreen2()
520 screen->chip_flags &= ~RADEON_CHIPSET_TCL; in radeonCreateScreen2()
Dradeon_context.c405 !(rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL)) { in r100CreateContext()
406 if (rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in r100CreateContext()
407 rmesa->radeon.radeonScreen->chip_flags &= ~RADEON_CHIPSET_TCL; in r100CreateContext()
413 if (rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in r100CreateContext()
Dradeon_screen.h59 int chip_flags; member
Dradeon_blit.c76 if (r100->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in emit_vtx_state()
Dradeon_fbo.c313 if ((rmesa->radeonScreen->chip_flags & RADEON_CHIPSET_DEPTH_ALWAYS_TILED) && !rrb->has_surface) { in radeon_map_renderbuffer()
422 if ((rmesa->radeonScreen->chip_flags & RADEON_CHIPSET_DEPTH_ALWAYS_TILED) && !rrb->has_surface) { in radeon_unmap_renderbuffer()
Dradeon_state_init.c692 if (rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL) { in radeonInitState()
748 if (!(rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_TCL)) { in radeonInitState()
Dradeon_state.c1225 if (rmesa->radeon.radeonScreen->chip_flags & RADEON_CHIPSET_BROKEN_STENCIL) { in radeonStencilOpSeparate()