| /external/llvm/lib/Target/ARM/MCTargetDesc/ |
| D | ARMUnwindOpAsm.cpp | 76 uint32_t Range = countTrailingOnes(Mask >> 5); // Exclude r4. in EmitRegSave()
|
| /external/llvm/unittests/ADT/ |
| D | APIntTest.cpp | 37 EXPECT_EQ(128u, Minus1.countTrailingOnes()); in TEST()
82 EXPECT_EQ(128u, u128max.countTrailingOnes()); in TEST()
90 EXPECT_EQ(64u, u64max.countTrailingOnes()); in TEST()
99 EXPECT_EQ(0u, zero.countTrailingOnes()); in TEST()
109 EXPECT_EQ(1u, one.countTrailingOnes()); in TEST()
|
| /external/llvm/lib/Target/AArch64/MCTargetDesc/ |
| D | AArch64AddressingModes.h | 240 CTO = countTrailingOnes(Imm >> I); in processLogicalImmediate()
248 CTO = CLO + countTrailingOnes(Imm) - (64 - Size); in processLogicalImmediate()
|
| /external/llvm/lib/Target/X86/ |
| D | X86FloatingPoint.cpp | 946 unsigned N = countTrailingOnes(STReturns); in handleCall()
1423 unsigned NumSTUses = countTrailingOnes(STUses); in handleSpecialFP()
1430 unsigned NumSTDefs = countTrailingOnes(STDefs); in handleSpecialFP()
1440 unsigned NumSTPopped = countTrailingOnes(STPopped); in handleSpecialFP()
|
| D | X86InstrCompiler.td | 1496 return countTrailingOnes<uint64_t>(Imm) >= 5;
1499 return countTrailingOnes<uint64_t>(Imm) >= 6;
|
| D | X86ISelDAGToDAG.cpp | 919 if (countTrailingOnes(Mask >> MaskTZ) + MaskTZ + MaskLZ != 64) return true; in FoldMaskAndShiftToScale()
|
| D | X86InstrInfo.td | 2226 return getI8Imm(countTrailingOnes(N->getZExtValue()));
2230 return isMask_64(Imm) && (countTrailingOnes<uint64_t>(Imm) > 32);
|
| /external/llvm/include/llvm/ADT/ |
| D | APInt.h | 1396 unsigned countTrailingOnes() const { in countTrailingOnes() function
1398 return llvm::countTrailingOnes(VAL); in countTrailingOnes()
|
| /external/llvm/lib/Transforms/Scalar/ |
| D | AlignmentFromAssumptions.cpp | 253 MaskSCEV->getValue()->getValue().countTrailingOnes(); in extractAlignmentInfo()
|
| /external/llvm/lib/Analysis/ |
| D | ValueTracking.cpp | 310 unsigned TrailZ = KnownZero.countTrailingOnes() + in computeKnownBitsMul()
311 KnownZero2.countTrailingOnes(); in computeKnownBitsMul()
1329 unsigned TrailZ = LocalKnownZero.countTrailingOnes(); in computeKnownBits()
1364 LocalKnownZero.countTrailingOnes())); in computeKnownBits()
1410 std::min(KnownZero2.countTrailingOnes(), in computeKnownBits()
1411 KnownZero3.countTrailingOnes())); in computeKnownBits()
|
| D | ScalarEvolution.cpp | 3810 return Zeros.countTrailingOnes(); in GetMinTrailingZeros()
|
| /external/llvm/include/llvm/Support/ |
| D | MathExtras.h | 403 std::size_t countTrailingOnes(T Value, ZeroBehavior ZB = ZB_Width) {
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAG.cpp | 124 if (CN->getAPIntValue().countTrailingOnes() < EltSize) in isBuildVectorAllOnes()
127 if (CFPN->getValueAPF().bitcastToAPInt().countTrailingOnes() < EltSize) in isBuildVectorAllOnes()
2019 unsigned TrailZ = KnownZero.countTrailingOnes() + in computeKnownBits()
2020 KnownZero2.countTrailingOnes(); in computeKnownBits()
2303 unsigned KnownZeroOut = KnownZero2.countTrailingOnes(); in computeKnownBits()
2307 KnownZero2.countTrailingOnes()); in computeKnownBits()
6705 unsigned AlignBits = KnownZero.countTrailingOnes(); in InferPtrAlignment()
|
| D | TargetLowering.cpp | 1310 MinBits = C->getAPIntValue().countTrailingOnes(); in SimplifySetCC()
1720 ShiftBits = C1.countTrailingOnes(); in SimplifySetCC()
|
| D | SelectionDAGBuilder.cpp | 1960 DAG.getConstant(countTrailingOnes(B.Mask), VT), ISD::SETNE); in visitBitTestCase()
|
| D | DAGCombiner.cpp | 9702 if (countTrailingOnes(NotMask >> NotMaskTZ) + NotMaskTZ + NotMaskLZ != 64) in CheckForMaskedLoad()
|
| /external/llvm/lib/Transforms/Utils/ |
| D | Local.cpp | 958 unsigned TrailZ = KnownZero.countTrailingOnes(); in getOrEnforceKnownAlignment()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelDAGToDAG.cpp | 1418 MSB = Srl_imm + (VT == MVT::i32 ? countTrailingOnes<uint32_t>(And_imm) in isBitfieldExtractOpFromAnd()
1419 : countTrailingOnes<uint64_t>(And_imm)) - in isBitfieldExtractOpFromAnd()
1869 MaskWidth = countTrailingOnes(NonZeroBits >> ShiftAmount); in isBitfieldPositioningOp()
|
| /external/llvm/lib/Target/NVPTX/ |
| D | NVPTXISelDAGToDAG.cpp | 4760 uint64_t NumBits = countTrailingOnes(MaskVal); in SelectBFE()
4824 NumBits = countTrailingOnes(MaskVal) - ShiftAmt; in SelectBFE()
4827 unsigned NumOnes = countTrailingOnes(MaskVal >> NumZeros); in SelectBFE()
|
| /external/llvm/lib/Support/ |
| D | APInt.cpp | 767 Count += llvm::countTrailingOnes(pVal[i]); in countTrailingOnesSlowCase()
|
| /external/llvm/lib/Target/XCore/ |
| D | XCoreISelLowering.cpp | 422 return KnownZero.countTrailingOnes() >= 2; in isWordAligned()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 2311 unsigned Width = countTrailingOnes(And_imm) - 1; in SelectV6T2BitfieldExtractOp()
|
| /external/llvm/lib/Transforms/InstCombine/ |
| D | InstCombineCompares.cpp | 2472 unsigned trailingOnes = RHS.countTrailingOnes(); in DemandedBitsLHSMask()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelDAGToDAG.cpp | 2532 MB = 64 - countTrailingOnes(Imm64); in Select()
|