Searched refs:dmult (Results 1 – 25 of 41) sorted by relevance
12
| /external/llvm/test/CodeGen/Mips/llvm-ir/ |
| D | mul.ll | 179 ; M4: dmult $4, $5
182 ; 64R1-R5: dmult $4, $5
197 ; GP64-NOT-R6: dmult $4, $7
199 ; GP64-NOT-R6: dmult $5, $6
|
| /external/llvm/test/CodeGen/Mips/ |
| D | mips64muldiv.ll | 14 ; ACC: dmult ${{[45]}}, ${{[45]}}
31 ; ACC: dmult $4, $[[T0]]
|
| D | octeon.ll | 22 ; MIPS64: dmult $4, $5
|
| /external/llvm/test/MC/Mips/ |
| D | elf-gprel-32-64.s | 51 dmult $3, $4
|
| D | do_switch3.s | 43 dmult $2, $3
|
| /external/llvm/test/MC/Mips/mips2/ |
| D | invalid-mips3-wrong-error.s | 9 … dmult $s7,$a5 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: invalid operand for instruction
|
| D | invalid-mips4.s | 24 …dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU featur…
|
| /external/valgrind/none/tests/mips64/ |
| D | arithmetic_instruction.stdout.exp-mips64r2 | 10473 dmult $t0, $t1 :: rs 0x0, rt 0xffffffffb1f740b4, HI 0x0, LO 0x0
10474 dmult $v0, $v1 :: rs 0x12bd6aa, rt 0xa2a6ec661ba84121, HI 0xffffffffff92aaaf, LO 0xa7b8a47115b7d5ea
10475 dmult $t0, $t1 :: rs 0x0, rt 0xffffffffb5365d03, HI 0x0, LO 0x0
10476 dmult $v0, $v1 :: rs 0x7e876382d2ab13, rt 0x614d9b445f12236b, HI 0x3017a82b446008, LO 0xe93183d28fc…
10477 dmult $t0, $t1 :: rs 0x9823b6e, rt 0xffffffffb8757bda, HI 0xffffffffffffffff, LO 0xfd57bc67e4ba75ac
10478 dmult $v0, $v1 :: rs 0x976d6e9ac31510f3, rt 0x3baa99471f6d4d75, HI 0xe7a0888c77592cc1, LO 0xe923a4d…
10479 dmult $t0, $t1 :: rs 0xd4326d9, rt 0xffffffffbcb4666d, HI 0xffffffffffffffff, LO 0xfc83823413a60065
10480 dmult $v0, $v1 :: rs 0xb7746d775ad6a5fb, rt 0x680cce5fb236b666, HI 0xe283ab72304992dd, LO 0x218872f…
10481 dmult $t0, $t1 :: rs 0x130476dc, rt 0xffffffffa2f33668, HI 0xffffffffffffffff, LO 0xf9166da2b5b6b160
10482 dmult $v0, $v1 :: rs 0x42b0c0a28677b502, rt 0x58ec644d6481af17, HI 0x172a574aa8a55dea, LO 0x228b272…
[all …]
|
| D | arithmetic_instruction.stdout.exp-mips64 | 10473 dmult $t0, $t1 :: rs 0x0, rt 0xffffffffb1f740b4, HI 0x0, LO 0x0
10474 dmult $v0, $v1 :: rs 0x12bd6aa, rt 0xa2a6ec661ba84121, HI 0xffffffffff92aaaf, LO 0xa7b8a47115b7d5ea
10475 dmult $t0, $t1 :: rs 0x0, rt 0xffffffffb5365d03, HI 0x0, LO 0x0
10476 dmult $v0, $v1 :: rs 0x7e876382d2ab13, rt 0x614d9b445f12236b, HI 0x3017a82b446008, LO 0xe93183d28fc…
10477 dmult $t0, $t1 :: rs 0x9823b6e, rt 0xffffffffb8757bda, HI 0xffffffffffffffff, LO 0xfd57bc67e4ba75ac
10478 dmult $v0, $v1 :: rs 0x976d6e9ac31510f3, rt 0x3baa99471f6d4d75, HI 0xe7a0888c77592cc1, LO 0xe923a4d…
10479 dmult $t0, $t1 :: rs 0xd4326d9, rt 0xffffffffbcb4666d, HI 0xffffffffffffffff, LO 0xfc83823413a60065
10480 dmult $v0, $v1 :: rs 0xb7746d775ad6a5fb, rt 0x680cce5fb236b666, HI 0xe283ab72304992dd, LO 0x218872f…
10481 dmult $t0, $t1 :: rs 0x130476dc, rt 0xffffffffa2f33668, HI 0xffffffffffffffff, LO 0xf9166da2b5b6b160
10482 dmult $v0, $v1 :: rs 0x42b0c0a28677b502, rt 0x58ec644d6481af17, HI 0x172a574aa8a55dea, LO 0x228b272…
[all …]
|
| /external/llvm/test/MC/Disassembler/Mips/ |
| D | mips64_le.txt | 20 # CHECK: dmult $11, $26
|
| D | mips64r2_le.txt | 20 # CHECK: dmult $11, $26
|
| D | mips64r2.txt | 20 # CHECK: dmult $11, $26
|
| D | mips64.txt | 23 # CHECK: dmult $11, $26
|
| /external/v8/test/cctest/ |
| D | test-disasm-mips64.cc | 128 COMPARE(dmult(a0, a1), in TEST()
132 COMPARE(dmult(a6, a7), in TEST()
136 COMPARE(dmult(v0, v1), in TEST()
|
| /external/llvm/test/MC/Mips/mips64r6/ |
| D | invalid-mips3.s | 12 …dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| D | invalid-mips64.s | 16 …dmult $s7,$s4 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU fe…
|
| /external/llvm/test/MC/Mips/mips1/ |
| D | invalid-mips3.s | 8 …dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
|
| D | invalid-mips4.s | 26 …dmult $s7,$9 # CHECK: :[[@LINE]]:{{[0-9]+}}: error: instruction requires a CPU feat…
|
| /external/llvm/test/MC/Mips/mips3/ |
| D | valid.s | 78 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips4/ |
| D | valid.s | 82 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips5/ |
| D | valid.s | 82 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips64/ |
| D | valid.s | 87 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips64r3/ |
| D | valid.s | 89 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips64r5/ |
| D | valid.s | 89 dmult $s7,$9
|
| /external/llvm/test/MC/Mips/mips64r2/ |
| D | valid.s | 89 dmult $s7,$9
|
12