Home
last modified time | relevance | path

Searched refs:ftz (Results 1 – 14 of 14) sorted by relevance

/external/llvm/test/CodeGen/NVPTX/
Drefl1.ll15 declare float @llvm.nvvm.sin.approx.ftz.f(float) #1
18 declare float @llvm.nvvm.cos.approx.ftz.f(float) #1
21 declare float @llvm.nvvm.div.approx.ftz.f(float, float) #1
27 %0 = tail call float @llvm.nvvm.sin.approx.ftz.f(float %a)
28 %1 = tail call float @llvm.nvvm.cos.approx.ftz.f(float %a)
29 %2 = tail call float @llvm.nvvm.div.approx.ftz.f(float %0, float %1)
Dinline-asm.ll6 ; CHECK: ex2.approx.ftz.f32 %f{{[0-9]+}}, %f{{[0-9]+}}
7 %0 = call float asm "ex2.approx.ftz.f32 $0, $1;", "=f,f"(float %x)
Dfast-math.ll34 ; CHECK: add.ftz.f32
/external/mesa3d/src/gallium/drivers/nvc0/codegen/
Dnv50_ir_emit_nvc0.cpp452 if (i->ftz) in emitFMAD()
489 if (i->ftz) in emitFMUL()
492 assert(!neg && !i->saturate && !i->ftz && !i->postFactor); in emitFMUL()
545 if (i->ftz) in emitFADD()
752 if (i->ftz) in emitMINMAX()
828 if (i->ftz) in emitCVT()
910 if (i->ftz) in emitSET()
946 if (i->ftz) in emitSLCT()
1769 if (i->ftz || i->saturate || i->join) in getMinEncodingSize()
/external/llvm/lib/Target/NVPTX/
DNVPTXInstrInfo.td215 !strconcat(OpcStr, ".ftz.f32 \t$dst, $a, $b;"),
221 !strconcat(OpcStr, ".ftz.f32 \t$dst, $a, $b;"),
254 !strconcat(OpcStr, ".rn.ftz.f32 \t$dst, $a, $b;"),
260 !strconcat(OpcStr, ".rn.ftz.f32 \t$dst, $a, $b;"),
283 !strconcat(OpcStr, ".ftz.f32 \t$dst, $a;"),
306 !strconcat("cvt${mode:base}${mode:ftz}${mode:sat}.",
311 !strconcat("cvt${mode:base}${mode:ftz}${mode:sat}.",
316 !strconcat("cvt${mode:base}${mode:ftz}${mode:sat}.",
321 !strconcat("cvt${mode:base}${mode:ftz}${mode:sat}.",
326 !strconcat("cvt${mode:base}${mode:ftz}${mode:sat}.",
[all …]
DNVPTXVector.td285 def V4F32_ftz : VecBinaryOp<V4AsmStr<!strconcat(asmstr, "ftz.f32")>, OpNode,
287 def V2F32_ftz : VecBinaryOp<V2AsmStr<!strconcat(asmstr, "ftz.f32")>, OpNode,
528 defm F32MAD_ftz : VMAD<"mad.ftz.f32", V4F32Regs, V2F32Regs, fadd, fmul,
530 defm F32FMA_ftz : VMAD<"fma.rn.ftz.f32", V4F32Regs, V2F32Regs, fadd, fmul,
540 def V4F32Div_prec_ftz : VecBinaryOp<V4AsmStr<"div.rn.ftz.f32">, fdiv, V4F32Regs,
542 def V2F32Div_prec_ftz : VecBinaryOp<V2AsmStr<"div.rn.ftz.f32">, fdiv, V2F32Regs,
548 def V2F32Div_ftz : VecBinaryOp<V2AsmStr<"div.full.ftz.f32">, fdiv, V2F32Regs,
550 def V4F32Div_ftz : VecBinaryOp<V4AsmStr<"div.full.ftz.f32">, fdiv, V4F32Regs,
560 def VNegv2f32_ftz : VecUnaryOp<V2UnaryStr<"neg.ftz.f32">, fnegpat, V2F32Regs,
562 def VNegv4f32_ftz : VecUnaryOp<V4UnaryStr<"neg.ftz.f32">, fnegpat, V4F32Regs,
DNVPTXIntrinsics.td186 def INT_NVVM_FMIN_FTZ_F : F_MATH_2<"min.ftz.f32 \t$dst, $src0, $src1;",
191 def INT_NVVM_FMAX_FTZ_F : F_MATH_2<"max.ftz.f32 \t$dst, $src0, $src1;",
213 def INT_NVVM_MUL_RN_FTZ_F : F_MATH_2<"mul.rn.ftz.f32 \t$dst, $src0, $src1;",
217 def INT_NVVM_MUL_RZ_FTZ_F : F_MATH_2<"mul.rz.ftz.f32 \t$dst, $src0, $src1;",
221 def INT_NVVM_MUL_RM_FTZ_F : F_MATH_2<"mul.rm.ftz.f32 \t$dst, $src0, $src1;",
225 def INT_NVVM_MUL_RP_FTZ_F : F_MATH_2<"mul.rp.ftz.f32 \t$dst, $src0, $src1;",
249 : F_MATH_2<"div.approx.ftz.f32 \t$dst, $src0, $src1;", Float32Regs,
254 def INT_NVVM_DIV_RN_FTZ_F : F_MATH_2<"div.rn.ftz.f32 \t$dst, $src0, $src1;",
258 def INT_NVVM_DIV_RZ_FTZ_F : F_MATH_2<"div.rz.ftz.f32 \t$dst, $src0, $src1;",
262 def INT_NVVM_DIV_RM_FTZ_F : F_MATH_2<"div.rm.ftz.f32 \t$dst, $src0, $src1;",
[all …]
/external/icu/icu4j/main/tests/core/src/com/ibm/icu/dev/test/timezone/
DTimeZoneTest.java1314 TimeZone ftz = TimeZone.getTimeZone(funkyName); in TestOddTimeZoneNames() local
1317 String fdn = ftz.getDisplayName(); in TestOddTimeZoneNames()
1318 long fro = ftz.getRawOffset(); in TestOddTimeZoneNames()
1319 long fds = ftz.getDSTSavings(); in TestOddTimeZoneNames()
1320 boolean fdy = ftz.useDaylightTime(); in TestOddTimeZoneNames()
/external/mesa3d/src/gallium/drivers/nv50/codegen/
Dnv50_ir.cpp565 ftz = 0; in init()
734 i->ftz = ftz; in clone()
Dnv50_ir_print.cpp516 PRINT("%s%s", dnz ? "dnz " : (ftz ? "ftz " : ""), DataTypeStr[dType]); in print()
Dnv50_ir_from_sm4.cpp1765 insn->ftz = 1; in handleInstruction()
1875 rnd->ftz = 1; in handleInstruction()
1918 set->ftz = 1; in handleInstruction()
Dnv50_ir.h693 unsigned ftz : 1; // flush denormal to zero variable
Dnv50_ir_peephole.cpp2071 this->ftz != that->ftz || in isActionEqual()
/external/llvm/docs/
DNVPTXUsage.rst953 ex2.approx.ftz.f32 %f88,%f89;