Home
last modified time | relevance | path

Searched refs:mrc2 (Results 1 – 13 of 13) sorted by relevance

/external/llvm/test/CodeGen/ARM/
Dintrinsics.ll10 ; CHECK: mrc2
11 %1 = tail call i32 @llvm.arm.mrc2(i32 7, i32 1, i32 1, i32 1, i32 4) nounwind
35 declare i32 @llvm.arm.mrc2(i32, i32, i32, i32, i32) nounwind
/external/llvm/test/MC/Disassembler/ARM/
Dinvalid-armv8.txt64 # CHECK-V7: mrc2
69 # CHECK-V7: mrc2
74 # CHECK-V7: mrc2
Dinvalid-thumbv8.txt64 # CHECK-V7: mrc2
69 # CHECK-V7: mrc2
74 # CHECK-V7: mrc2
Dbasic-arm-instructions.txt816 # CHECK: mrc2 p14, #0, r1, c1, c2, #4
817 # CHECK: mrc2 p9, #7, apsr_nzcv, c15, c0, #1
Dthumb2.txt1089 # CHECK: mrc2 p14, #0, r1, c1, c2, #4
/external/llvm/test/MC/ARM/
Dthumb2-diagnostics.s35 mrc2 p14, #8, r1, c1, c2, #4
36 mrc2 p14, #0, r1, c1, c2, #9
Ddiagnostics.s177 mrc2 p14, #8, r1, c1, c2, #4
178 mrc2 p14, #0, r1, c1, c2, #9
Dbasic-thumb2-instructions.s1449 mrc2 p12, #3, r3, c3, c4
1450 mrc2 p14, #0, r1, c1, c2, #4
1451 mrc2 p8, #7, apsr_nzcv, c15, c0, #1
1456 @ CHECK: mrc2 p12, #3, r3, c3, c4, #0 @ encoding: [0x73,0xfe,0x14,0x3c]
1457 @ CHECK: mrc2 p14, #0, r1, c1, c2, #4 @ encoding: [0x11,0xfe,0x92,0x1e]
1458 @ CHECK: mrc2 p8, #7, apsr_nzcv, c15, c0, #1 @ encoding: [0xff,0xfe,0x30,0xf8]
Dbasic-arm-instructions.s1373 mrc2 p14, #0, r1, c1, c2, #4
1374 mrc2 p9, #7, apsr_nzcv, c15, c0, #1
1378 @ CHECK: mrc2 p14, #0, r1, c1, c2, #4 @ encoding: [0x92,0x1e,0x11,0xfe]
1379 @ CHECK: mrc2 p9, #7, apsr_nzcv, c15, c0, #1 @ encoding: [0x30,0xf9,0xff,0xfe]
/external/v8/src/arm/
Dassembler-arm.h1092 void mrc2(Coprocessor coproc, int opcode_1,
Dassembler-arm.cc2098 void Assembler::mrc2(Coprocessor coproc, in mrc2() function in v8::internal::Assembler
/external/llvm/lib/Target/ARM/
DARMInstrThumb2.td4194 def t2MRC2 : t2MovRCopro<0b1111, "mrc2", 1,
4199 def : t2InstAlias<"mrc2${p} $cop, $opc1, $Rt, $CRn, $CRm",
DARMInstrInfo.td5025 def MRC2 : MovRCopro2<"mrc2", 1 /* from coprocessor to ARM core register */,
5030 def : ARMInstAlias<"mrc2 $cop, $opc1, $Rt, $CRn, $CRm",