| /external/bouncycastle/bcprov/src/main/java/org/bouncycastle/math/ec/ |
| D | ECAlgorithms.java | 353 boolean[] negs = new boolean[count]; in implSumOfMultiplies()
359 BigInteger ki = ks[i]; negs[i] = ki.signum() < 0; ki = ki.abs(); in implSumOfMultiplies()
366 return implSumOfMultiplies(negs, infos, wnafs); in implSumOfMultiplies()
405 boolean[] negs = new boolean[fullCount];
413 BigInteger kj0 = ks[j0]; negs[j0] = kj0.signum() < 0; kj0 = kj0.abs();
414 BigInteger kj1 = ks[j1]; negs[j1] = kj1.signum() < 0; kj1 = kj1.abs();
425 return implSumOfMultiplies(negs, infos, wnafs);
428 …private static ECPoint implSumOfMultiplies(boolean[] negs, WNafPreCompInfo[] infos, byte[][] wnafs)
454 … ECPoint[] table = (wi < 0 == negs[j]) ? info.getPreComp() : info.getPreCompNeg();
|
| /external/llvm/test/MC/AArch64/ |
| D | basic-a64-diagnostics.s | 540 negs w9, w10, lsl #-1
541 negs w9, w10, lsl #32
542 negs w11, w12, lsr #-1
543 negs w11, w12, lsr #32
544 negs w19, wzr, asr #-1
545 negs wzr, wzr, asr #32
546 negs x9, x10, lsl #-1
547 negs x9, x10, lsl #64
548 negs x11, x12, lsr #-1
549 negs x11, x12, lsr #64
[all …]
|
| D | basic-a64-instructions.s | 791 negs w29, w30
792 negs w30, wzr
793 negs wzr, w0
798 negs w28, w27, lsl #0
799 negs w26, w25, lsl #29
800 negs w24, w23, lsl #31
806 negs w22, w21, lsr #0
807 negs w20, w19, lsr #1
808 negs w18, w17, lsr #31
813 negs w16, w15, asr #0
[all …]
|
| D | arm64-aliases.s | 121 negs w0, w1
122 ; CHECK: negs w0, w1
123 negs w0, w1, lsl #1
124 ; CHECK: negs w0, w1, lsl #1
125 negs x0, x1
126 ; CHECK: negs x0, x1
127 negs x0, x1, asr #1
128 ; CHECK: negs x0, x1, asr #1
|
| /external/llvm/test/MC/Disassembler/AArch64/ |
| D | basic-a64-instructions.txt | 245 # CHECK: {{subs w20, wzr, w4|negs w20, w4}}
272 # CHECK: {{subs x20, xzr, x4|negs x20, x4}}
447 # CHECK: {{subs w29, wzr|negs w29}}, w30
448 # CHECK: {{subs w30, wzr|negs w30}}, wzr
450 # CHECK: {{subs w28, wzr|negs w28}}, w27
451 # CHECK: {{subs w26, wzr|negs w26}}, w25, lsl #29
452 # CHECK: {{subs w24, wzr|negs w24}}, w23, lsl #31
453 # CHECK: {{subs w22, wzr|negs w22}}, w21, lsr #0
454 # CHECK: {{subs w20, wzr|negs w20}}, w19, lsr #1
455 # CHECK: {{subs w18, wzr|negs w18}}, w17, lsr #31
[all …]
|
| /external/llvm/test/MC/ARM/ |
| D | basic-thumb-instructions.s | 443 negs r3, r4
|
| /external/v8/test/cctest/ |
| D | test-disasm-arm64.cc | 359 COMPARE(negs(w1, Operand(w2)), "negs w1, w2"); in TEST_()
360 COMPARE(negs(x3, Operand(x4, ASR, 61)), "negs x3, x4, asr #61"); in TEST_()
|
| /external/libxml2/ |
| D | xmlregexp.c | 268 int negs; member
454 (ctxt->negs == 0) && in xmlRegEpxFromParse()
696 ret->negs = 0; in xmlRegNewParserCtxt()
5841 am->negs++; in xmlAutomataNewNegTrans()
|
| /external/v8/src/arm64/ |
| D | assembler-arm64.h | 1116 void negs(const Register& rd,
|
| D | assembler-arm64.cc | 1131 void Assembler::negs(const Register& rd, const Operand& operand) { in negs() function in v8::internal::Assembler
|
| /external/valgrind/none/tests/arm/ |
| D | v6intThumb.stdout.exp | 89 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 0, cpsr 0x80000000 N
90 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 0, cpsr 0x80000000 N
91 negs r0, r1 :: rd 0x00000000 rm 0x00000000, c:v-in 0, cpsr 0x60000000 ZC
92 negs r0, r1 :: rd 0x80000000 rm 0x80000000, c:v-in 0, cpsr 0x90000000 N V
93 negs r0, r1 :: rd 0x7fffffff rm 0x80000001, c:v-in 0, cpsr 0x00000000
94 negs r0, r1 :: rd 0x00000001 rm 0xffffffff, c:v-in 0, cpsr 0x00000000
95 negs r0, r1 :: rd 0x80000001 rm 0x7fffffff, c:v-in 0, cpsr 0x80000000 N
96 negs r0, r1 :: rd 0xffffffff rm 0x00000001, c:v-in 1, cpsr 0x80000000 N
97 negs r0, r1 :: rd 0x00000000 rm 0x00000000, c:v-in 1, cpsr 0x60000000 ZC
98 negs r0, r1 :: rd 0x80000000 rm 0x80000000, c:v-in 1, cpsr 0x90000000 N V
[all …]
|
| /external/boringssl/src/crypto/chacha/ |
| D | chacha_vec_arm.S | 996 negs r1, r1
|
| /external/vixl/src/vixl/a64/ |
| D | assembler-a64.h | 1260 void negs(const Register& rd,
|
| D | assembler-a64.cc | 909 void Assembler::negs(const Register& rd, const Operand& operand) { in negs() function in vixl::Assembler
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.td | 638 def : InstAlias<"negs $dst, $src", (SUBSWrs GPR32:$dst, WZR, GPR32:$src, 0), 3>;
639 def : InstAlias<"negs $dst, $src", (SUBSXrs GPR64:$dst, XZR, GPR64:$src, 0), 3>;
640 def : InstAlias<"negs $dst, $src$shift",
642 def : InstAlias<"negs $dst, $src$shift",
|
| /external/vixl/doc/ |
| D | supported-instructions.md | 869 void negs(const Register& rd,
|
| /external/vixl/test/ |
| D | test-disasm-a64.cc | 359 COMPARE(negs(w1, Operand(w2)), "negs w1, w2"); in TEST()
360 COMPARE(negs(x3, Operand(x4, ASR, 61)), "negs x3, x4, asr #61"); in TEST()
|