Home
last modified time | relevance | path

Searched refs:odd (Results 1 – 25 of 161) sorted by relevance

1234567

/external/opencv/cvaux/src/
Dcvvideo.cpp53 CvMat odd_stub, *odd = (CvMat*)fieldOdd; in cvDeInterlace() local
59 CV_CALL( odd = cvGetMat( odd, &odd_stub )); in cvDeInterlace()
61 if( !CV_ARE_TYPES_EQ( frame, even ) || !CV_ARE_TYPES_EQ( frame, odd )) in cvDeInterlace()
64 if( frame->cols != even->cols || frame->cols != odd->cols || in cvDeInterlace()
65 frame->rows != even->rows*2 || odd->rows != even->rows ) in cvDeInterlace()
75 memcpy( odd->data.ptr + even->step*y, in cvDeInterlace()
/external/eigen/Eigen/src/Geometry/
DEulerAngles.h48 const Index odd = ((a0+1)%3 == a1) ? 0 : 1; in eulerAngles() local
50 const Index j = (a0 + 1 + odd)%3; in eulerAngles()
51 const Index k = (a0 + 2 - odd)%3; in eulerAngles()
56 if((odd && res[0]<Scalar(0)) || ((!odd) && res[0]>Scalar(0))) in eulerAngles()
86 if((odd && res[0]<Scalar(0)) || ((!odd) && res[0]>Scalar(0))) { in eulerAngles()
96 if (!odd) in eulerAngles()
/external/llvm/test/MC/Mips/
Dnooddspreg-error.s9 # CHECK-ERROR: :[[@LINE-1]]:15: error: -mno-odd-spreg prohibits the use of odd FPU registers
10 # CHECK-ERROR: :[[@LINE-2]]:25: error: -mno-odd-spreg prohibits the use of odd FPU registers
/external/clang/test/Analysis/
DNewDelete-path-notes.cpp23 void test(Odd *odd) { in test() argument
24 odd->kill(); // expected-note{{Calling 'Odd::kill'}} in test()
26 delete odd; // expected-warning {{Attempt to free released memory}} in test()
/external/pdfium/core/src/fxcodec/fx_zlib/zlib_v128/
Dfx_zlib_crc32.c363 unsigned long odd[GF2_DIM]; /* odd-power-of-two zeros operator */ in crc32_combine_() local
370 odd[0] = 0xedb88320UL; /* CRC-32 polynomial */ in crc32_combine_()
373 odd[n] = row; in crc32_combine_()
378 gf2_matrix_square(even, odd); in crc32_combine_()
381 gf2_matrix_square(odd, even); in crc32_combine_()
387 gf2_matrix_square(even, odd); in crc32_combine_()
397 gf2_matrix_square(odd, even); in crc32_combine_()
399 crc1 = gf2_matrix_times(odd, crc1); in crc32_combine_()
/external/zlib/src/
Dcrc32.c363 unsigned long odd[GF2_DIM]; /* odd-power-of-two zeros operator */ local
370 odd[0] = 0xedb88320UL; /* CRC-32 polynomial */
373 odd[n] = row;
378 gf2_matrix_square(even, odd);
381 gf2_matrix_square(odd, even);
387 gf2_matrix_square(even, odd);
397 gf2_matrix_square(odd, even);
399 crc1 = gf2_matrix_times(odd, crc1);
/external/llvm/test/CodeGen/Mips/
Dno-odd-spreg-msa.ll8 ; Force the float into an odd-numbered register using named registers and
15 ; The intention is that if odd single precision registers are permitted, the
19 ; On the other hand, if odd single precision registers are not permitted, it
42 ; Force the float into an odd-numbered register using named registers and
49 ; The intention is that if odd single precision registers are permitted, the
53 ; On the other hand, if odd single precision registers are not permitted, it
81 ; The intention is that if odd single precision registers are permitted, the
84 ; On the other hand, if odd single precision registers are not permitted, it
109 ; The intention is that if odd single precision registers are permitted, the
112 ; On the other hand, if odd single precision registers are not permitted, it
Dno-odd-spreg.ll17 ; The intention is that if odd single precision registers are permitted, the
20 ; On the other hand, if odd single precision registers are not permitted, it
44 ; -mno-odd-sp-reg doesn't need to affect double precision values so both cases
Demit-big-cst.ll2 ; Check assembly printing of odd constants.
/external/icu/icu4c/source/test/intltest/
Dtestidna.cpp996 UChar odd[MAX_DEST_SIZE]; in testChaining() local
1009 memcpy(odd,expected,(expectedLen+1) * U_SIZEOF_UCHAR); in testChaining()
1013 evenLen = func(odd,-1,even,MAX_DEST_SIZE,options, &parseError, &status); in testChaining()
1019 oddLen = func(even,-1,odd,MAX_DEST_SIZE,options, &parseError, &status); in testChaining()
1028 u_strCaseCompare(odd,oddLen, expected,expectedLen, 0, &status) !=0 ){ in testChaining()
1034 u_strncmp(odd,expected,expectedLen) !=0 ){ in testChaining()
1046 memcpy(odd,expected,(expectedLen+1) * U_SIZEOF_UCHAR); in testChaining()
1050 … evenLen = func(odd,-1,even,MAX_DEST_SIZE,options|UIDNA_ALLOW_UNASSIGNED, &parseError, &status); in testChaining()
1056 … oddLen = func(even,-1,odd,MAX_DEST_SIZE,options|UIDNA_ALLOW_UNASSIGNED, &parseError, &status); in testChaining()
1065 u_strCaseCompare(odd,oddLen, expected,expectedLen, 0, &status) !=0 ){ in testChaining()
[all …]
/external/emma/core/java12/com/vladium/emma/report/html/
DReportGenerator.java282 boolean odd = true; in visit()
284 for (Iterator packages = item.getChildren (order); packages.hasNext (); odd = ! odd) in visit()
300 addItemRow (pkg, odd, childSummaryTable, headerColumns, childHREF, false); in visit()
399 boolean odd = true; in visit()
401 … for (Iterator srcORclsFiles = item.getChildren (order); srcORclsFiles.hasNext (); odd = ! odd) in visit()
417 addItemRow (srcORcls, odd, childSummaryTable, headerColumns, childHREF, false); in visit()
559 boolean odd = false; in visit()
561 … for (Iterator methods = cls.getChildren (order2); methods.hasNext (); odd = ! odd) in visit()
580 … addClassItemRow (method, odd, childSummaryTable, headerColumns, HREFname, createAnchors); in visit()
691 boolean odd = true; in visit()
[all …]
/external/llvm/test/CodeGen/AArch64/
Darm64-neon-compare-instructions.ll158 ; Using registers other than v0, v1 are possible, but would be odd.
167 ; Using registers other than v0, v1 are possible, but would be odd.
176 ; Using registers other than v0, v1 are possible, but would be odd.
185 ; Using registers other than v0, v1 are possible, but would be odd.
194 ; Using registers other than v0, v1 are possible, but would be odd.
203 ; Using registers other than v0, v1 are possible, but would be odd.
212 ; Using registers other than v0, v1 are possible, but would be odd.
270 ; Using registers other than v0, v1 are possible, but would be odd.
279 ; Using registers other than v0, v1 are possible, but would be odd.
288 ; Using registers other than v0, v1 are possible, but would be odd.
[all …]
Dneon-compare-instructions.ll180 ; Using registers other than v0, v1 are possible, but would be odd.
190 ; Using registers other than v0, v1 are possible, but would be odd.
200 ; Using registers other than v0, v1 are possible, but would be odd.
210 ; Using registers other than v0, v1 are possible, but would be odd.
220 ; Using registers other than v0, v1 are possible, but would be odd.
230 ; Using registers other than v0, v1 are possible, but would be odd.
240 ; Using registers other than v0, v1 are possible, but would be odd.
306 ; Using registers other than v0, v1 are possible, but would be odd.
316 ; Using registers other than v0, v1 are possible, but would be odd.
326 ; Using registers other than v0, v1 are possible, but would be odd.
[all …]
Dextract.ll26 ; Order of lhs and rhs matters here. Regalloc would have to be very odd to use
38 ; Order of lhs and rhs matters here. Regalloc would have to be very odd to use
Darm64-extract.ll27 ; Order of lhs and rhs matters here. Regalloc would have to be very odd to use
39 ; Order of lhs and rhs matters here. Regalloc would have to be very odd to use
Darm64-register-pairing.ll5 define void @odd() nounwind {
6 ; CHECK-LABEL: odd:
/external/chromium-trace/trace-viewer/third_party/Paste/paste/util/
Dlooper.py99 def odd(self): member in loop_pos
101 odd = property(odd) variable in loop_pos
/external/mesa3d/docs/
DRELNOTES-3.413 Mesa uses an even/odd version number scheme like the Linux kernel.
DRELNOTES-4.0.113 Mesa uses an even/odd version number scheme like the Linux kernel.
DRELNOTES-3.4.113 Mesa uses an even/odd version number scheme like the Linux kernel.
DRELNOTES-3.4.213 Mesa uses an even/odd version number scheme like the Linux kernel.
/external/chromium-trace/trace-viewer/third_party/Paste/paste/exceptions/
Dformatter.py310 odd = False
316 odd = not odd
319 % (odd and 'odd' or 'even', self.quote(name)))
/external/clang/test/CodeGenOpenCL/
Dvector_odd.cl9 lhs.odd = 1;
/external/llvm/test/CodeGen/X86/
Demit-big-cst.ll2 ; Check assembly printing of odd constants.
/external/llvm/test/CodeGen/ARM/
Demit-big-cst.ll2 ; Check assembly printing of odd constants.

1234567