/external/libunwind/src/ia64/ |
D | Ginstall_cursor.S | 69 ld8 r18 = [r3], 2*LOC_SIZE // r18 = loc[IA64_REG_FR18] 80 and r18 = -4, r18 87 ldf.fill f18 = [r18] // f18 restored (don't touch no more) 169 ld8 r18 = [r2], (B5_LOC_OFF - B3_LOC_OFF) // r18 = b3_loc 181 and r18 = -4, r18 188 ld8 r18 = [r18] // r18 = *b3_loc 221 mov b3 = r18 // b3 restored (don't touch no more) 288 ld8 r18 = [r3] // r18 restored (don't touch no more)
|
D | Gresume.c | 50 unw_word_t r18; in local_resume() member 149 extra.r18 = c->eh_args[3]; in local_resume() 152 (long) extra.r17, (long) extra.r18); in local_resume()
|
D | ucontext_i.h | 55 #define rB5 r18
|
/external/libunwind/tests/ |
D | ia64-test-stack-asm.S | 45 alloc r18 = ar.pfs, 0, 0, 0, 0 // read ar.pfs 67 st8 [r3] = r18, (SAVED_BSP_OFF - SAVED_PFS_OFF) 71 mov r18 = ar.rnat 80 st8 [r3] = r18 106 ld8 r18 = [r3], (SAVED_RNAT_OFF-SAVED_PFS_OFF);; // saved pfs 112 mov ar.pfs = r18
|
D | ia64-test-rbs-asm.S | 46 alloc r18 = ar.pfs, 2, (n)-2, 2, 0;/* read ar.pfs */ \ 74 st8 [r3] = r18, (SAVED_BSP_OFF - SAVED_PFS_OFF); \ 77 mov r18 = ar.rnat; \ 87 st8 [r3] = r18; \ 100 ld8 r18 = [r3], (SAVED_RNAT_OFF-SAVED_PFS_OFF);;/* saved pfs */ \ 105 mov ar.pfs = r18; \ 188 mov r18 = in1 220 mov in1 = r18
|
/external/valgrind/VEX/switchback/ |
D | test_ppc_jm1.c | 145 register uint32_t r18 __asm__ ("r18"); 3722 r18 = 0; in test_int_three_args() 3727 flags = r18; in test_int_three_args() 3729 xer = r18; in test_int_three_args() 3752 r18 = 0; in test_int_two_args() 3757 flags = r18; in test_int_two_args() 3759 xer = r18; in test_int_two_args() 3778 r18 = 0; in test_int_one_arg() 3785 flags = r18; in test_int_one_arg() 3787 xer = r18; in test_int_one_arg() [all …]
|
/external/llvm/test/FileCheck/ |
D | simple-var-capture.txt | 8 op3 r16, r18, r21 9 op4 r30, r18, r21
|
/external/llvm/test/Transforms/InstCombine/ |
D | fold-vector-zero.ll | 23 %r18 = add i64 %s0, %A 24 %r19 = inttoptr i64 %r18 to <2 x double>*
|
/external/llvm/test/CodeGen/PowerPC/ |
D | r31.ll | 6 …~{r6},~{r7},~{r8},~{r9},~{r10},~{r11},~{r12},~{r14},~{r15},~{r16},~{r17},~{r18},~{r19},~{r20},~{r2…
|
D | ppc64-anyregcc.ll | 347 },~{r18},~{r19},~{r20},~{r21},~{r22},~{r23},~{r24},~{r25},~{r26},~{r27},~{r28},~{r29},~{r30},~{r31}… 386 },~{r18},~{r19},~{r20},~{r21},~{r22},~{r23},~{r24},~{r25},~{r26},~{r27},~{r28},~{r29},~{r30},~{r31}…
|
/external/valgrind/VEX/auxprogs/ |
D | genoffsets.c | 213 GENOFFSET(MIPS32,mips32,r18); in foo() 250 GENOFFSET(MIPS64,mips64,r18); in foo() 287 GENOFFSET(TILEGX,tilegx,r18); in foo()
|
/external/llvm/test/MC/PowerPC/ |
D | ppc64-regs.s | 23 #CHECK: .cfi_offset r18, 144 140 .cfi_offset r18,144
|
/external/valgrind/docs/internals/ |
D | register-uses.txt | 151 r18 "Platform reg" 275 r18 n y
|
/external/llvm/test/CodeGen/Mips/msa/ |
D | spill.ll | 93 %r18 = call <16 x i8> @llvm.mips.addv.b(<16 x i8> %r17, <16 x i8> %18) 94 %r19 = call <16 x i8> @llvm.mips.addv.b(<16 x i8> %r18, <16 x i8> %19) 242 %r18 = call <8 x i16> @llvm.mips.addv.h(<8 x i16> %r17, <8 x i16> %18) 243 %r19 = call <8 x i16> @llvm.mips.addv.h(<8 x i16> %r18, <8 x i16> %19) 391 %r18 = call <4 x i32> @llvm.mips.addv.w(<4 x i32> %r17, <4 x i32> %18) 392 %r19 = call <4 x i32> @llvm.mips.addv.w(<4 x i32> %r18, <4 x i32> %19) 540 %r18 = call <2 x i64> @llvm.mips.addv.d(<2 x i64> %r17, <2 x i64> %18) 541 %r19 = call <2 x i64> @llvm.mips.addv.d(<2 x i64> %r18, <2 x i64> %19)
|
/external/antlr/antlr-3.4/runtime/Python/tests/ |
D | t042ast.g | 94 r18
|
/external/llvm/test/CodeGen/X86/ |
D | 2007-01-13-StackPtrIndex.ll | 24 %r18 = sub i64 %r16, 0 25 %r19 = add i64 %r18, 0 27 %r19h = add i64 %r18, 0
|
/external/antlr/antlr-3.4/runtime/JavaScript/tests/functional/ |
D | t042ast.g | 100 r18
|
/external/libunwind/doc/ |
D | unw_resume.tex | 44 handlers (e.g., IA-64 uses \texttt{r15}-\texttt{r18} for this
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | AMDILRegisterInfo.td | 40 def R18 : AMDILReg<18, "r18">, DwarfRegNum<[18]>;
|
/external/valgrind/none/tests/ppc32/ |
D | jm-insns.c | 7393 tmpcr = r18; in test_ppc405() 7395 tmpxer = r18; in test_ppc405() 7398 r18 = 0; in test_ppc405() 7403 flags = r18; in test_ppc405() 7405 xer = r18; in test_ppc405() 7409 r18 = tmpcr; in test_ppc405() 7411 r18 = tmpxer; in test_ppc405()
|
/external/valgrind/none/tests/ppc64/ |
D | jm-insns.c | 7393 tmpcr = r18; in test_ppc405() 7395 tmpxer = r18; in test_ppc405() 7398 r18 = 0; in test_ppc405() 7403 flags = r18; in test_ppc405() 7405 xer = r18; in test_ppc405() 7409 r18 = tmpcr; in test_ppc405() 7411 r18 = tmpxer; in test_ppc405()
|
/external/valgrind/VEX/orig_ppc32/ |
D | return0.orig | 6281 0x25472250: 92410098 stw r18,152(r1) 6288 0x25472254: 3A400000 li r18,0 10369 0x2547F7AC: 92410018 stw r18,24(r1) 10476 0x2547F810: 57121838 rlwinm r18,r24,3,0,28 10487 0x2547F818: 3AF2001E addi r23,r18,30 10811 0x2547FB50: 3A400002 li r18,2 11088 0x2547FB6C: 92540000 stw r18,0(r20) 11156 0x2547FB98: 8248FFC8 lwz r18,-56(r8) 12716 0x25474B70: 92410028 stw r18,40(r1) 12744 0x25474B80: 825E0158 lwz r18,344(r30) [all …]
|
D | date.orig | 6281 0x25472250: 92410098 stw r18,152(r1) 6288 0x25472254: 3A400000 li r18,0 10532 0x2547F7AC: 92410018 stw r18,24(r1) 10639 0x2547F810: 57121838 rlwinm r18,r24,3,0,28 10650 0x2547F818: 3AF2001E addi r23,r18,30 10974 0x2547FB50: 3A400002 li r18,2 11251 0x2547FB6C: 92540000 stw r18,0(r20) 11319 0x2547FB98: 8248FFC8 lwz r18,-56(r8) 13201 0x25474B70: 92410028 stw r18,40(r1) 13229 0x25474B80: 825E0158 lwz r18,344(r30) [all …]
|
/external/libcxxabi/src/Unwind/ |
D | UnwindRegistersRestore.S | 125 lwz r18, 80(r3)
|
D | UnwindRegistersSave.S | 119 stw r18, 80(r3)
|