| /external/libcxx/test/std/numerics/rand/rand.eng/rand.eng.mers/ |
| D | values.pass.cpp | 51 static_assert((E::state_size == 624), ""); in test1()
67 where(E::state_size); in test1()
87 static_assert((E::state_size == 312), ""); in test2()
103 where(E::state_size); in test2()
|
| /external/mesa3d/src/mesa/drivers/dri/r200/ |
| D | r200_tcl.c | 297 GLuint state_size; in r200EnsureEmitSize() local
312 state_size = radeonCountStateEmitSize( &rmesa->radeon ); in r200EnsureEmitSize()
315 state_size += rmesa->hw.vtx.check(rmesa->radeon.glCtx, &rmesa->hw.vtx); in r200EnsureEmitSize()
342 if (rcommonEnsureCmdBufSpace(&rmesa->radeon, space_required + state_size, __FUNCTION__)) in r200EnsureEmitSize()
345 return space_required + state_size; in r200EnsureEmitSize()
|
| D | r200_state_init.c | 662 int state_size = TEX_STATE_SIZE_NEWDRM; in r200InitState() local
665 ALLOC_STATE( tex[0], tex_pair_mm, state_size, "TEX/tex-0", 0 ); in r200InitState()
666 ALLOC_STATE( tex[1], tex_pair_mm, state_size, "TEX/tex-1", 1 ); in r200InitState()
670 ALLOC_STATE( tex[0], tex_mm, state_size, "TEX/tex-0", 0 ); in r200InitState()
671 ALLOC_STATE( tex[1], tex_mm, state_size, "TEX/tex-1", 1 ); in r200InitState()
674 ALLOC_STATE( tex[2], tex_mm, state_size, "TEX/tex-2", 2 ); in r200InitState()
675 ALLOC_STATE( tex[3], tex_mm, state_size, "TEX/tex-3", 3 ); in r200InitState()
676 ALLOC_STATE( tex[4], tex_mm, state_size, "TEX/tex-4", 4 ); in r200InitState()
677 ALLOC_STATE( tex[5], tex_mm, state_size, "TEX/tex-5", 5 ); in r200InitState()
|
| D | r200_swtcl.c | 209 const int state_size = radeonCountStateEmitSize(&rmesa->radeon); in r200_predict_emit_size() local
211 state_size + in r200_predict_emit_size()
216 rmesa->radeon.swtcl.emit_prediction = state_size; in r200_predict_emit_size()
|
| /external/mesa3d/src/mesa/drivers/dri/radeon/ |
| D | radeon_tcl.c | 289 GLuint state_size; in radeonEnsureEmitSize() local
314 state_size = radeonCountStateEmitSize( &rmesa->radeon ); in radeonEnsureEmitSize()
317 state_size += rmesa->hw.tcl.check( rmesa->radeon.glCtx, &rmesa->hw.tcl ); in radeonEnsureEmitSize()
344 return space_required + state_size; in radeonEnsureEmitSize()
|
| D | radeon_swtcl.c | 236 const int state_size = radeonCountStateEmitSize( &rmesa->radeon ); in radeon_predict_emit_size() local
242 state_size + in radeon_predict_emit_size()
247 rmesa->radeon.swtcl.emit_prediction = state_size; in radeon_predict_emit_size()
|
| /external/lzma/ |
| D | lzma.txt | 330 state_size = (4 + (1.5 << (lc + lp))) KB
331 by default (lc=3, lp=0), state_size = 16 KB.
358 - LZMA Internal Structures: state_size (16 KB for default settings)
412 - LZMA Internal Structures: state_size (16 KB for default settings)
452 - (dictSize * 11.5 + 6 MB) + state_size
|
| /external/mesa3d/src/mesa/main/ |
| D | ffvertex_prog.c | 1530 struct ureg state_size = register_param2(p, STATE_INTERNAL, STATE_POINT_SIZE_CLAMPED); in build_atten_pointsize() local
1548 emit_op2(p, OPCODE_MUL, out, WRITEMASK_X, ut, state_size); in build_atten_pointsize()
1553 emit_op2(p, OPCODE_MUL, ut, WRITEMASK_X, ut, state_size); in build_atten_pointsize()
1554 emit_op2(p, OPCODE_MAX, ut, WRITEMASK_X, ut, swizzle1(state_size, Y)); in build_atten_pointsize()
1555 emit_op2(p, OPCODE_MIN, out, WRITEMASK_X, ut, swizzle1(state_size, Z)); in build_atten_pointsize()
|
| /external/google-breakpad/src/client/mac/handler/ |
| D | minidump_generator.cc | 898 size_t state_size = cpu_type_ == CPU_TYPE_I386 ? in GetThreadState() local
901 std::min(static_cast<size_t>(*count), state_size); in GetThreadState()
|
| /external/libcxx/include/ |
| D | random | 83 static constexpr size_t state_size = n;
2089 static _LIBCPP_CONSTEXPR const size_t state_size = __n;
2229 …ter_engine<_UIntType, __w, __n, __m, __r, __a, __u, __d, __s, __b, __t, __c, __l, __f>::state_size;
|