/external/llvm/test/MC/AArch64/ |
D | arm64-memory.s | 139 stur w4, [x3] 140 stur w2, [sp, #32] 141 stur x4, [x3] 142 stur x2, [sp, #32] 143 stur w5, [x4, #20] 144 stur b5, [sp, #1] 145 stur h6, [sp, #2] 146 stur s7, [sp, #4] 147 stur d8, [sp, #8] define 148 stur q9, [sp, #16] [all …]
|
D | basic-a64-instructions.s | 2327 stur w16, [x0, #-256] 2328 stur x28, [x14, #1] 2358 stur b0, [sp, #1] 2359 stur h12, [x12, #-1] 2360 stur s15, [x0, #255] 2361 stur d31, [x5, #25] 2362 stur q9, [x5]
|
D | basic-a64-diagnostics.s | 1898 stur h2, [x2, #-257] 1899 stur b2, [x2, #-257] 1902 stur q9, [x20, #-257]
|
/external/llvm/test/CodeGen/AArch64/ |
D | Redundantstore.ll | 7 ; CHECK: stur 8 ; CHECK-NOT: stur
|
D | ldst-unscaledimm.ll | 154 ; CHECK: stur {{w[0-9]+}}, [{{x[0-9]+}}, #1] 184 ; CHECK: stur {{w[0-9]+}}, [{{x[0-9]+}}, #-20] 201 ; CHECK: stur {{s[0-9]+}}, [{{x[0-9]+}}, #-5] 202 ; CHECK-NOFP-NOT: stur {{s[0-9]+}}, 219 ; CHECK: stur {{d[0-9]+}}, [{{x[0-9]+}}, #4] 220 ; CHECK-NOFP-NOT: stur {{d[0-9]+}},
|
D | arm64-hello.ll | 8 ; CHECK-NEXT: stur wzr, [x29, #-4] 20 ; CHECK-LINUX-NEXT: stur wzr, [x29, #-4]
|
D | arm64-stur.ll | 6 ; CHECK: stur w1, [x0, #-4] 53 ; CHECK: stur xzr, [x0, #12] 54 ; CHECK-NEXT: stur xzr, [x0, #4]
|
D | arm64-fast-isel.ll | 69 ; CHECK: stur wzr, [x0, #-4] 79 ; CHECK: stur wzr, [x0, #-256]
|
D | arm64-2011-03-21-Unaligned-Frame-Index.ll | 6 ; CHECK: stur x0, [sp, #20]
|
D | stack-guard-remat-bitcast.ll | 10 ; CHECK: stur [[R2]], {{\[}}x29, [[SLOT0:[0-9#\-]+]]{{\]}}
|
D | arm64-abi_align.ll | 322 ; CHECK: stur {{x[0-9]+}}, [x29, #-16] 323 ; CHECK: stur {{q[0-9]+}}, [x29, #-32] 434 ; CHECK: stur {{q[0-9]+}}, [x29, #-16] 435 ; CHECK: stur {{q[0-9]+}}, [x29, #-32] 454 ; FAST: stur {{x[0-9]+}}, [x29, #-32] 455 ; FAST: stur {{x[0-9]+}}, [x29, #-24] 456 ; FAST: stur {{x[0-9]+}}, [x29, #-16] 457 ; FAST: stur {{x[0-9]+}}, [x29, #-8]
|
D | arm64-vector-ldst.ll | 337 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 347 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 357 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 367 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 377 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 387 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 397 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4] 407 ; CHECK: stur [[DESTREG]], {{\[}}[[BASEREG]], #4]
|
D | arm64-memcpy-inline.ll | 33 ; CHECK: stur [[DEST]], [x0, #15] 91 ; CHECK: stur [[REG9]], [x{{[0-9]+}}, #6]
|
D | f16-convert.ll | 230 ; CHECK-NEXT: stur h0, [x0, #-20] 243 ; CHECK-NEXT: stur h0, [x0, #-20]
|
D | arm64-virtual_base.ll | 39 ; CHECK-NEXT: stur [[VAL2]], {{\[}}sp, #216]
|
D | arm64-atomic.ll | 280 ; CHECK: stur {{w[0-9]+}}, [x0, #-256] 302 ; CHECK: stur {{x[0-9]+}}, [x0, #-256]
|
D | fast-isel-addressing-modes.ll | 190 ; CHECK: stur wzr, [x0, #-256] 211 ; CHECK: stur wzr, [x0, #255]
|
D | arm64-fast-isel-call.ll | 33 ; CHECK: stur w0, [x29, #-4]
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | arm64-memory.txt | 152 # CHECK: stur w4, [x3] 153 # CHECK: stur w2, [sp, #32] 154 # CHECK: stur x4, [x3] 155 # CHECK: stur x2, [sp, #32] 156 # CHECK: stur w5, [x4, #20] 157 # CHECK: stur b5, [sp, #1] 158 # CHECK: stur h6, [sp, #2] 159 # CHECK: stur s7, [sp, #4] 160 # CHECK: stur d8, [sp, #8] 161 # CHECK: stur q9, [sp, #16]
|
D | basic-a64-instructions.txt | 1909 # CHECK: stur w16, [x0, #-256] 1910 # CHECK: stur x28, [x14, #1] 1938 # CHECK: stur b0, [sp, #1] 1939 # CHECK: stur h12, [x12, #-1] 1940 # CHECK: stur s15, [x0, #255] 1941 # CHECK: stur d31, [x5, #25] 1942 # CHECK: stur q9, [x5]
|
/external/vixl/test/ |
D | test-disasm-a64.cc | 1421 COMPARE(stur(w12, MemOperand(x13)), "stur w12, [x13]"); in TEST() 1422 COMPARE(stur(w14, MemOperand(x15, 4)), "stur w14, [x15, #4]"); in TEST() 1423 COMPARE(stur(w16, MemOperand(x17, 248)), "stur w16, [x17, #248]"); in TEST() 1431 COMPARE(stur(x18, MemOperand(x19)), "stur x18, [x19]"); in TEST() 1432 COMPARE(stur(x20, MemOperand(x21, 8)), "stur x20, [x21, #8]"); in TEST() 1433 COMPARE(stur(x22, MemOperand(x23, 248)), "stur x22, [x23, #248]"); in TEST() 1440 COMPARE(stur(b10, MemOperand(x11)), "stur b10, [x11]"); in TEST() 1441 COMPARE(stur(h12, MemOperand(x13, -1)), "stur h12, [x13, #-1]"); in TEST() 1442 COMPARE(stur(s14, MemOperand(x15, 2)), "stur s14, [x15, #2]"); in TEST() 1443 COMPARE(stur(d16, MemOperand(x17, -3)), "stur d16, [x17, #-3]"); in TEST() [all …]
|
/external/llvm/lib/Target/AArch64/ |
D | AArch64InstrInfo.td | 2044 defm STURX : StoreUnscaled<0b11, 0, 0b00, GPR64, "stur", 2047 defm STURW : StoreUnscaled<0b10, 0, 0b00, GPR32, "stur", 2050 defm STURB : StoreUnscaled<0b00, 1, 0b00, FPR8, "stur", 2053 defm STURH : StoreUnscaled<0b01, 1, 0b00, FPR16, "stur", 2056 defm STURS : StoreUnscaled<0b10, 1, 0b00, FPR32, "stur", 2059 defm STURD : StoreUnscaled<0b11, 1, 0b00, FPR64, "stur", 2062 defm STURQ : StoreUnscaled<0b00, 1, 0b10, FPR128, "stur",
|
/external/vixl/src/vixl/a64/ |
D | assembler-a64.h | 1699 void stur(const CPURegister& rt, const MemOperand& src,
|
D | assembler-a64.cc | 1625 void Assembler::stur(const CPURegister& rt, const MemOperand& dst, in stur() function in vixl::Assembler
|
/external/vixl/doc/ |
D | supported-instructions.md | 1174 void stur(const CPURegister& rt, const MemOperand& src,
|