Home
last modified time | relevance | path

Searched refs:LSR (Results 1 – 7 of 7) sorted by relevance

/system/core/libpixelflinger/codeflinger/
Dload_store.cpp131 MOV(AL, 0, d.reg, reg_imm(s, LSR, l)); // component = packed >> l; in extract()
208 ORR(AL, 0, d, d, reg_imm(d, LSR, sbits)); in expand()
325 MOV(AL, 0, ireg, reg_imm(s.reg, LSR, sl)); in downshift()
331 SUB(AL, 0, ireg, s.reg, reg_imm(s.reg, LSR, dbits)); in downshift()
333 if (shift>0) ADD(AL, 0, ireg, ireg, reg_imm(dither.reg, LSR, shift)); in downshift()
342 MOV(AL, 0, ireg, reg_imm(s.reg, LSR, shift)); in downshift()
350 MOV(AL, 0, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
352 ORR(AL, 0, d.reg, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
359 MOV(AL, 0, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
361 ORR(AL, 0, d.reg, d.reg, reg_imm(s.reg, LSR, shift)); in downshift()
Dblending.cpp138 MOV(AL, 0, temp.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending()
148 MOV(AL, 0, fragment.reg, reg_imm(temp.reg, LSR, temp.l)); in build_blending()
331 ADD(AL, 0, factor.reg, fb.reg, reg_imm(fb.reg, LSR, fb.s-1)); in build_blend_factor()
337 reg_imm(fragment.reg, LSR, fragment.s-1)); in build_blend_factor()
343 reg_imm(src_alpha.reg, LSR, src_alpha.s-1)); in build_blend_factor()
350 reg_imm(factor.reg, LSR, factor.s-1)); in build_blend_factor()
371 MOV(AL, 0, factor.reg, reg_imm(factor.reg, LSR, factor.s-8)); in build_blend_factor()
447 if (shift>0) RSB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift)); in build_blendFOneMinusF()
465 if (shift>0) SUB(AL, 0, diff.reg, fb.reg, reg_imm(fragment.reg, LSR, shift)); in build_blendOneMinusFF()
544 MOV(AL, 0, d.reg, reg_imm(vreg, LSR, vshift)); in mul_factor()
[all …]
Dtexturing.cpp98 MOV(AL, 0, end, reg_imm(parts.count.reg, LSR, 16)); in init_iterated_color()
162 reg_imm(parts.iterated.reg, LSR, 16)); in init_iterated_color()
835 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
850 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
864 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter16()
924 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
927 AND(AL, 0, temp, mask, reg_imm(pixel, LSR, 8)); in filter32()
940 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
943 AND(AL, 0, temp, mask, reg_imm(pixel, LSR, 8)); in filter32()
955 MOV(AL, 0, u, reg_imm(u, LSR, adjust)); in filter32()
[all …]
DGGLAssembler.cpp433 ADD(AL, 0, Rs, Rs, reg_imm(parts.count.reg, LSR, 16)); in build_scanline_prolog()
556 MOV(AL, 0, fragment.reg, reg_imm(incoming.reg, LSR, incoming.l)); in build_incoming_component()
576 reg_imm(mAlphaSource.reg, LSR, shift)); in build_incoming_component()
585 reg_imm(fragment.reg, LSR, shift)); in build_incoming_component()
705 if (shift) CMP(AL, fragment.reg, reg_imm(ref, LSR, shift)); in build_alpha_test()
769 ADDR_SUB(AL, 0, zbase, zbase, reg_imm(parts.count.reg, LSR, 15)); in build_depth_test()
774 CMP(AL, depth, reg_imm(z, LSR, 16)); in build_depth_test()
782 MOV(AL, 0, depth, reg_imm(z, LSR, 16)); in build_depth_test()
DArm64Assembler.cpp504 if(Op2 == OPERAND_REG_IMM && mAddrMode.reg_imm_type == LSR) in ADDR_SUB()
507 LSR, mAddrMode.reg_imm_shift); in ADDR_SUB()
DARMAssemblerInterface.h43 LSL, LSR, ASR, ROR enumerator
DMIPSAssembler.cpp398 case LSR: mMips->SRL(tmpReg, amode.reg, amode.value); break; in dataProcAdrModes()
509 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()
541 case LSR: mMips->SRL(Rd, amode.reg, amode.value); break; in dataProcessing()