/art/compiler/utils/mips/ |
D | managed_register_mips.cc | 30 Register low = AsRegisterPairLow(); in Overlaps() 82 os << "Pair: " << AsRegisterPairLow() << ", " << AsRegisterPairHigh(); in Print()
|
D | assembler_mips.cc | 468 LoadFromOffset(kLoadWord, dst.AsRegisterPairLow(), src_register, src_offset); in EmitLoad() 623 StoreToOffset(kStoreWord, src.AsRegisterPairLow(), SP, dest.Int32Value()); in Store() 750 if (src.AsRegisterPairHigh() != dest.AsRegisterPairLow()) { in Move() 751 Move(dest.AsRegisterPairLow(), src.AsRegisterPairLow()); in Move() 755 Move(dest.AsRegisterPairLow(), src.AsRegisterPairLow()); in Move()
|
D | managed_register_mips.h | 117 Register AsRegisterPairLow() const { in AsRegisterPairLow() function
|
/art/compiler/utils/arm/ |
D | managed_register_arm.cc | 29 Register low = AsRegisterPairLow(); in Overlaps() 81 os << "Pair: " << static_cast<int>(AsRegisterPairLow()) << ", " in Print()
|
D | managed_register_arm.h | 117 Register reg_low = AsRegisterPairLow(); in AsRegisterPair() 125 Register AsRegisterPairLow() const { in AsRegisterPairLow() function
|
D | assembler_arm.cc | 492 StoreToOffset(kStoreWord, src.AsRegisterPairLow(), SP, dest.Int32Value()); in Store() 582 assembler->LoadFromOffset(kLoadWord, dst.AsRegisterPairLow(), src_register, src_offset); in EmitLoad() 667 if (src.AsRegisterPairHigh() != dst.AsRegisterPairLow()) { in Move() 668 mov(dst.AsRegisterPairLow(), ShifterOperand(src.AsRegisterPairLow())); in Move() 672 mov(dst.AsRegisterPairLow(), ShifterOperand(src.AsRegisterPairLow())); in Move()
|
D | managed_register_arm_test.cc | 235 EXPECT_EQ(R0, reg.AsRegisterPairLow()); in TEST() 247 EXPECT_EQ(R1, reg.AsRegisterPairLow()); in TEST() 259 EXPECT_EQ(R2, reg.AsRegisterPairLow()); in TEST() 271 EXPECT_EQ(R4, reg.AsRegisterPairLow()); in TEST() 283 EXPECT_EQ(R6, reg.AsRegisterPairLow()); in TEST()
|
/art/compiler/optimizing/ |
D | intrinsics_arm.cc | 53 Register trg_reg_lo = trg.AsRegisterPairLow<Register>(); in MoveFromReturnRegister() 160 __ vmovrrd(output.AsRegisterPairLow<Register>(), in MoveFPToInt() 173 input.AsRegisterPairLow<Register>(), in MoveIntToFP() 271 Register in_reg_lo = in.AsRegisterPairLow<Register>(); in GenAbsInteger() 273 Register out_reg_lo = output.AsRegisterPairLow<Register>(); in GenAbsInteger() 368 Address(invoke->GetLocations()->InAt(0).AsRegisterPairLow<Register>())); in VisitMemoryPeekByte() 379 Address(invoke->GetLocations()->InAt(0).AsRegisterPairLow<Register>())); in VisitMemoryPeekIntNative() 389 Register addr = invoke->GetLocations()->InAt(0).AsRegisterPairLow<Register>(); in VisitMemoryPeekLongNative() 392 Register lo = invoke->GetLocations()->Out().AsRegisterPairLow<Register>(); in VisitMemoryPeekLongNative() 411 Address(invoke->GetLocations()->InAt(0).AsRegisterPairLow<Register>())); in VisitMemoryPeekShortNative() [all …]
|
D | code_generator_arm.cc | 405 DCHECK(!blocked_core_registers_[pair.AsRegisterPairLow()]); in AllocateFreeRegister() 408 blocked_core_registers_[pair.AsRegisterPairLow()] = true; in AllocateFreeRegister() 411 return Location::RegisterPairLocation(pair.AsRegisterPairLow(), pair.AsRegisterPairHigh()); in AllocateFreeRegister() 425 if (current.AsRegisterPairLow() == reg || current.AsRegisterPairHigh() == reg) { in AllocateFreeRegister() 484 if (blocked_core_registers_[current.AsRegisterPairLow()] in UpdateBlockedPairRegisters() 755 Location::RegisterLocation(source.AsRegisterPairLow<Register>()), in Move64() 756 Location::RegisterLocation(destination.AsRegisterPairLow<Register>()), in Move64() 763 __ LoadFromOffset(kLoadWordPair, destination.AsRegisterPairLow<Register>(), in Move64() 778 if (source.AsRegisterPairLow<Register>() == R1) { in Move64() 783 __ StoreToOffset(kStoreWordPair, source.AsRegisterPairLow<Register>(), in Move64() [all …]
|
D | code_generator_x86.cc | 397 DCHECK(!blocked_core_registers_[pair.AsRegisterPairLow()]); in AllocateFreeRegister() 399 blocked_core_registers_[pair.AsRegisterPairLow()] = true; in AllocateFreeRegister() 402 return Location::RegisterPairLocation(pair.AsRegisterPairLow(), pair.AsRegisterPairHigh()); in AllocateFreeRegister() 417 if (current.AsRegisterPairLow() == reg || current.AsRegisterPairHigh() == reg) { in AllocateFreeRegister() 457 if (blocked_core_registers_[current.AsRegisterPairLow()] in UpdateBlockedPairRegisters() 582 return Location::RegisterPairLocation(pair.AsRegisterPairLow(), pair.AsRegisterPairHigh()); in GetNextLocation() 665 Location::RegisterLocation(source.AsRegisterPairLow<Register>()), in Move64() 666 Location::RegisterLocation(destination.AsRegisterPairLow<Register>()), in Move64() 673 __ movl(destination.AsRegisterPairLow<Register>(), Address(ESP, source.GetStackIndex())); in Move64() 689 __ movl(Address(ESP, destination.GetStackIndex()), source.AsRegisterPairLow<Register>()); in Move64() [all …]
|
D | intrinsics_x86.cc | 84 Register target_reg_lo = target.AsRegisterPairLow<Register>(); in MoveFromReturnRegister() 200 __ movd(output.AsRegisterPairLow<Register>(), temp); in MoveFPToInt() 215 __ movd(temp1, input.AsRegisterPairLow<Register>()); in MoveIntToFP() 311 Register input_lo = input.AsRegisterPairLow<Register>(); in VisitLongReverseBytes() 314 Register output_lo = output.AsRegisterPairLow<Register>(); in VisitLongReverseBytes() 435 Register input_lo = input.AsRegisterPairLow<Register>(); in GenAbsLong() 438 Register output_lo = output.AsRegisterPairLow<Register>(); in GenAbsLong() 622 Register output_lo = output.AsRegisterPairLow<Register>(); in GenMinMax() 625 Register op2_lo = op2_loc.AsRegisterPairLow<Register>(); in GenMinMax() 1166 Register address = locations->InAt(0).AsRegisterPairLow<Register>(); in GenPeek() [all …]
|
D | locations.h | 186 T AsRegisterPairLow() const { in AsRegisterPairLow() function
|
D | code_generator.cc | 307 DCHECK(is_out || !blocked_core_registers_[location.AsRegisterPairLow<int>()]); in BlockIfInRegister() 308 blocked_core_registers_[location.AsRegisterPairLow<int>()] = true; in BlockIfInRegister()
|
/art/compiler/utils/x86/ |
D | managed_register_x86_test.cc | 123 EXPECT_EQ(EAX, reg.AsRegisterPairLow()); in TEST() 132 EXPECT_EQ(EAX, reg.AsRegisterPairLow()); in TEST() 141 EXPECT_EQ(EAX, reg.AsRegisterPairLow()); in TEST() 150 EXPECT_EQ(EAX, reg.AsRegisterPairLow()); in TEST() 159 EXPECT_EQ(EDX, reg.AsRegisterPairLow()); in TEST() 168 EXPECT_EQ(EDX, reg.AsRegisterPairLow()); in TEST() 177 EXPECT_EQ(EDX, reg.AsRegisterPairLow()); in TEST() 186 EXPECT_EQ(ECX, reg.AsRegisterPairLow()); in TEST() 195 EXPECT_EQ(ECX, reg.AsRegisterPairLow()); in TEST() 204 EXPECT_EQ(EBX, reg.AsRegisterPairLow()); in TEST()
|
D | managed_register_x86.cc | 68 Register low = AsRegisterPairLow(); in Overlaps() 108 os << "Pair: " << AsRegisterPairLow() << ", " << AsRegisterPairHigh(); in Print()
|
D | managed_register_x86.h | 114 Register AsRegisterPairLow() const { in AsRegisterPairLow() function
|
D | assembler_x86.cc | 1793 movl(Address(ESP, offs), src.AsRegisterPairLow()); in Store() 1861 movl(dest.AsRegisterPairLow(), Address(ESP, src)); in Load() 1888 fs()->movl(dest.AsRegisterPairLow(), Address::Absolute(src)); in LoadFromThread32()
|
/art/compiler/utils/x86_64/ |
D | managed_register_x86_64_test.cc | 123 EXPECT_EQ(RAX, reg.AsRegisterPairLow()); in TEST() 132 EXPECT_EQ(RAX, reg.AsRegisterPairLow()); in TEST() 141 EXPECT_EQ(RAX, reg.AsRegisterPairLow()); in TEST() 150 EXPECT_EQ(RAX, reg.AsRegisterPairLow()); in TEST() 159 EXPECT_EQ(RDX, reg.AsRegisterPairLow()); in TEST() 168 EXPECT_EQ(RDX, reg.AsRegisterPairLow()); in TEST() 177 EXPECT_EQ(RDX, reg.AsRegisterPairLow()); in TEST() 186 EXPECT_EQ(RCX, reg.AsRegisterPairLow()); in TEST() 195 EXPECT_EQ(RCX, reg.AsRegisterPairLow()); in TEST() 204 EXPECT_EQ(RBX, reg.AsRegisterPairLow()); in TEST()
|
D | managed_register_x86_64.cc | 63 Register low = AsRegisterPairLow().AsRegister(); in Overlaps() 103 os << "Pair: " << AsRegisterPairLow() << ", " << AsRegisterPairHigh(); in Print()
|
D | managed_register_x86_64.h | 107 CpuRegister AsRegisterPairLow() const { in AsRegisterPairLow() function
|
D | assembler_x86_64.cc | 2476 movq(Address(CpuRegister(RSP), offs), src.AsRegisterPairLow()); in Store() 2549 movq(dest.AsRegisterPairLow(), Address(CpuRegister(RSP), src)); in Load() 2576 gs()->movq(dest.AsRegisterPairLow(), Address::Absolute(src, true)); in LoadFromThread64()
|