Home
last modified time | relevance | path

Searched refs:FromCoreRegister (Results 1 – 8 of 8) sorted by relevance

/art/compiler/jni/quick/mips/
Dcalling_convention_mips.cc28 return MipsManagedRegister::FromCoreRegister(T9); in InterproceduralScratchRegister()
32 return MipsManagedRegister::FromCoreRegister(T9); in InterproceduralScratchRegister()
45 return MipsManagedRegister::FromCoreRegister(V0); in ReturnRegisterForShorty()
58 return MipsManagedRegister::FromCoreRegister(V0); in IntReturnRegister()
64 return MipsManagedRegister::FromCoreRegister(A0); in MethodRegister()
95 entry_spills_.push_back(MipsManagedRegister::FromCoreRegister(A1)); in EntrySpills()
97 entry_spills_.push_back(MipsManagedRegister::FromCoreRegister(A2)); in EntrySpills()
99 entry_spills_.push_back(MipsManagedRegister::FromCoreRegister(A3)); in EntrySpills()
126 callee_save_regs_.push_back(MipsManagedRegister::FromCoreRegister(T0)); in MipsJniCallingConvention()
127 callee_save_regs_.push_back(MipsManagedRegister::FromCoreRegister(T1)); in MipsJniCallingConvention()
[all …]
/art/compiler/jni/quick/arm/
Dcalling_convention_arm.cc48 return ArmManagedRegister::FromCoreRegister(IP); // R12 in InterproceduralScratchRegister()
52 return ArmManagedRegister::FromCoreRegister(IP); // R12 in InterproceduralScratchRegister()
64 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister()
77 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister()
90 return ArmManagedRegister::FromCoreRegister(R0); in ReturnRegister()
95 return ArmManagedRegister::FromCoreRegister(R0); in IntReturnRegister()
101 return ArmManagedRegister::FromCoreRegister(R0); in MethodRegister()
133 entry_spills_.push_back(ArmManagedRegister::FromCoreRegister(R1)); in EntrySpills()
135 entry_spills_.push_back(ArmManagedRegister::FromCoreRegister(R2)); in EntrySpills()
137 entry_spills_.push_back(ArmManagedRegister::FromCoreRegister(R3)); in EntrySpills()
[all …]
/art/compiler/utils/arm/
Dmanaged_register_arm_test.cc31 ArmManagedRegister reg = ArmManagedRegister::FromCoreRegister(R0); in TEST()
39 reg = ArmManagedRegister::FromCoreRegister(R1); in TEST()
48 reg = ArmManagedRegister::FromCoreRegister(R8); in TEST()
57 reg = ArmManagedRegister::FromCoreRegister(R15); in TEST()
292 EXPECT_TRUE(!no_reg.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST()
293 EXPECT_TRUE(!no_reg.Equals(ArmManagedRegister::FromCoreRegister(R1))); in TEST()
298 ArmManagedRegister reg_R0 = ArmManagedRegister::FromCoreRegister(R0); in TEST()
300 EXPECT_TRUE(reg_R0.Equals(ArmManagedRegister::FromCoreRegister(R0))); in TEST()
301 EXPECT_TRUE(!reg_R0.Equals(ArmManagedRegister::FromCoreRegister(R1))); in TEST()
306 ArmManagedRegister reg_R1 = ArmManagedRegister::FromCoreRegister(R1); in TEST()
[all …]
Dmanaged_register_arm.cc31 return ArmManagedRegister::FromCoreRegister(low).Overlaps(other) || in Overlaps()
32 ArmManagedRegister::FromCoreRegister(high).Overlaps(other); in Overlaps()
Dmanaged_register_arm.h185 static ArmManagedRegister FromCoreRegister(Register r) { in FromCoreRegister() function
/art/compiler/utils/mips/
Dmanaged_register_mips.cc32 return MipsManagedRegister::FromCoreRegister(low).Overlaps(other) || in Overlaps()
33 MipsManagedRegister::FromCoreRegister(high).Overlaps(other); in Overlaps()
Dmanaged_register_mips.h167 static MipsManagedRegister FromCoreRegister(Register r) { in FromCoreRegister() function
/art/compiler/optimizing/
Dcode_generator_arm.cc350 stream << ArmManagedRegister::FromCoreRegister(Register(reg)); in DumpCoreRegister()