Home
last modified time | relevance | path

Searched refs:GetLow (Results 1 – 15 of 15) sorted by relevance

/art/compiler/dex/quick/arm/
Dint_arm.cc143 OpRegRegReg(kOpSub, t_reg, rl_src1.reg.GetLow(), rl_src2.reg.GetLow()); in GenCmpLong()
175 RegStorage low_reg = rl_src1.reg.GetLow(); in GenFusedLongCmpImmBranch()
372 OpRegReg(kOpCmp, rl_src1.reg.GetLow(), rl_src2.reg.GetLow()); in GenFusedLongCmpBranch()
419 r_dest = r_dest.GetLow(); in OpRegCopyNoInsert()
422 r_src = r_src.GetLow(); in OpRegCopyNoInsert()
475 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
479 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
483 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
794 Load32Disp(rl_address.reg, 0, rl_result.reg.GetLow()); in GenInlinedPeek()
798 Load32Disp(rl_address.reg, 0, rl_result.reg.GetLow()); in GenInlinedPeek()
[all …]
Dfp_arm.cc417 } else if (rl_result.reg.GetLow().GetReg() != rl_src.reg.GetHigh().GetReg()) { in GenInlinedAbsDouble()
419 OpRegCopy(rl_result.reg.GetLow(), rl_src.reg.GetLow()); in GenInlinedAbsDouble()
425 OpRegCopy(rl_result.reg.GetLow(), rl_src.reg.GetLow()); in GenInlinedAbsDouble()
Dcodegen_arm.h325 RegStorage low = reg.GetLow(); in As64BitFloatReg()
Dutility_arm.cc720 res = LoadConstantNoClobber(r_dest.GetLow(), val_lo); in LoadConstantWide()
930 r_dest.GetLow()); in LoadBaseDispBody()
/art/compiler/dex/quick/mips/
Dint_mips.cc188 r_dest = r_dest.GetLow(); in OpRegCopyNoInsert()
191 r_src = r_src.GetLow(); in OpRegCopyNoInsert()
263 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
267 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
271 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
447 OpRegRegReg(kOpOr, t_reg, reg.GetLow(), reg.GetHigh()); in GenDivZeroCheckWide()
501 OpRegRegReg(kOpAdd, rl_result.reg.GetLow(), rl_src2.reg.GetLow(), rl_src1.reg.GetLow()); in GenAddLong()
525 OpRegRegReg(kOpSub, rl_result.reg.GetLow(), rl_src1.reg.GetLow(), rl_src2.reg.GetLow()); in GenSubLong()
654 OpRegReg(kOpNeg, rl_result.reg.GetLow(), rl_src.reg.GetLow()); in GenNegLong()
Dutility_mips.cc554 res = LoadConstantNoClobber(r_dest.GetLow(), Low32Bits(value)); in LoadConstantWide()
Dtarget_mips.cc203 RegStorage low = ret_reg.GetLow(); in TargetReg()
/art/compiler/dex/quick/x86/
Dint_x86.cc129 r_dest = r_dest.GetLow(); in OpRegCopyNoInsert()
132 r_src = r_src.GetLow(); in OpRegCopyNoInsert()
196 OpRegCopy(r_dest.GetHigh(), r_dest.GetLow()); in OpRegCopyWide()
197 OpRegCopy(r_dest.GetLow(), temp_reg); in OpRegCopyWide()
201 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
203 OpRegCopy(r_dest.GetLow(), r_src.GetLow()); in OpRegCopyWide()
478 RegStorage low_reg = rl_src1.reg.GetLow(); in GenFusedLongCmpImmBranch()
506 OpRegReg(kOpSub, tmp.GetLow(), low_reg); in GenFusedLongCmpImmBranch()
917 if (IsTemp(rl_src1.reg.GetLow()) && in GenInlinedMinMax()
921 FreeTemp(rl_src1.reg.GetLow()); in GenInlinedMinMax()
[all …]
Dutility_x86.cc628 res = LoadConstantNoClobber(r_dest.GetLow(), val_lo); in LoadConstantWide()
705 if (r_base == r_dest.GetLow()) { in LoadBaseIndexedDisp()
730 if (r_base == r_dest.GetLow()) { in LoadBaseIndexedDisp()
747 if (r_dest.GetLow() == r_index) { in LoadBaseIndexedDisp()
754 OpRegCopy(r_dest.GetLow(), temp); in LoadBaseIndexedDisp()
/art/compiler/dex/quick/
Dralloc_util.cc174 DCHECK(!GetRegInfo(reg.GetLow())->IsAliased()); in Clobber()
175 Clobber(reg.GetLow()); in Clobber()
507 RegisterInfo* info_low = GetRegInfo(reg.GetLow()); in AllocLiveReg()
536 FreeTemp(reg.GetLow()); in FreeTemp()
565 RegisterInfo* p_lo = GetRegInfo(reg.GetLow()); in IsLive()
579 RegisterInfo* p_lo = GetRegInfo(reg.GetLow()); in IsTemp()
592 RegisterInfo* p_lo = GetRegInfo(reg.GetLow()); in IsPromoted()
605 RegisterInfo* p_lo = GetRegInfo(reg.GetLow()); in IsDirty()
623 RegisterInfo* p_lo = GetRegInfo(reg.GetLow()); in LockTemp()
638 GetRegInfo(reg.GetLow())->ResetDefBody(); in ResetDef()
[all …]
Dgen_loadstore.cc402 if (IsTemp(loc.reg.GetLow())) { in ForceTempWide()
403 Clobber(loc.reg.GetLow()); in ForceTempWide()
406 OpRegCopy(temp_low, loc.reg.GetLow()); in ForceTempWide()
Dgen_common.cc448 LoadValueDirect(rl_src, rl_result.reg.GetLow()); in GenIntToLong()
450 OpRegRegImm(kOpAsr, rl_result.reg.GetHigh(), rl_result.reg.GetLow(), 31); in GenIntToLong()
1465 OpRegRegReg(first_op, t_reg, rl_src1.reg.GetLow(), rl_src2.reg.GetLow()); in GenLong3Addr()
1467 OpRegCopy(rl_result.reg.GetLow(), t_reg); in GenLong3Addr()
1470 OpRegRegReg(first_op, rl_result.reg.GetLow(), rl_src1.reg.GetLow(), rl_src2.reg.GetLow()); in GenLong3Addr()
1973 OpRegReg(kOpMvn, rl_result.reg.GetLow(), rl_src2.reg.GetLow()); in GenArithOpLong()
1977 OpRegReg(kOpMvn, rl_result.reg.GetLow(), rl_src2.reg.GetLow()); in GenArithOpLong()
Dgen_invoke.cc1185 RegStorage r_i_low = rl_i.reg.GetLow(); in GenInlinedReverseBytes()
1191 OpRegReg(kOpRev, rl_result.reg.GetLow(), rl_i.reg.GetHigh()); in GenInlinedReverseBytes()
1259 OpRegRegReg(kOpAdd, rl_result.reg.GetLow(), rl_src.reg.GetLow(), sign_reg); in GenInlinedAbsLong()
1261 OpRegReg(kOpXor, rl_result.reg.GetLow(), sign_reg); in GenInlinedAbsLong()
Dcodegen_util.cc1335 RegisterInfo* info_lo = GetRegInfo(loc.reg.GetLow()); in NarrowRegLoc()
/art/compiler/dex/
Dreg_storage.h234 RegStorage GetLow() const { in GetLow() function