Home
last modified time | relevance | path

Searched refs:WIDE (Results 1 – 6 of 6) sorted by relevance

/art/compiler/dex/quick/arm64/
Dassemble_arm64.cc112 ENCODING_MAP(WIDE(kA64Adc3rrr), SF_VARIANTS(0x1a000000),
116 ENCODING_MAP(WIDE(kA64Add4RRdT), SF_VARIANTS(0x11000000),
120 ENCODING_MAP(WIDE(kA64Add4rrro), SF_VARIANTS(0x0b000000),
124 ENCODING_MAP(WIDE(kA64Add4RRre), SF_VARIANTS(0x0b200000),
138 ENCODING_MAP(WIDE(kA64And3Rrl), SF_VARIANTS(0x12000000),
142 ENCODING_MAP(WIDE(kA64And4rrro), SF_VARIANTS(0x0a000000),
146 ENCODING_MAP(WIDE(kA64Asr3rrd), CUSTOM_VARIANTS(0x13007c00, 0x9340fc00),
150 ENCODING_MAP(WIDE(kA64Asr3rrr), SF_VARIANTS(0x1ac02800),
179 ENCODING_MAP(WIDE(kA64Cbnz2rt), SF_VARIANTS(0x35000000),
184 ENCODING_MAP(WIDE(kA64Cbz2rt), SF_VARIANTS(0x34000000),
[all …]
Dfp_arm64.cc117 NewLIR3(WIDE(op), rl_result.reg.GetReg(), rl_src1.reg.GetReg(), rl_src2.reg.GetReg()); in GenArithOpDouble()
143 NewLIR3(WIDE(kA64Fmul3fff), rl_result.reg.GetReg(), rl_src1.reg.GetReg(), r_tmp.GetReg()); in GenMultiplyByConstantDouble()
176 op = WIDE(kA64Scvtf2fw); in GenConversion()
181 op = WIDE(kA64Fcvtzs2wf); in GenConversion()
186 op = WIDE(kA64Scvtf2fx); in GenConversion()
201 op = WIDE(kA64Fcvtzs2xf); in GenConversion()
239 NewLIR2(WIDE(kA64Fcmp2ff), rl_src1.reg.GetReg(), rl_src2.reg.GetReg()); in GenFusedFPCmpBranch()
312 NewLIR2(WIDE(kA64Fcmp2ff), rl_src1.reg.GetReg(), rl_src2.reg.GetReg()); in GenCmpFP()
349 NewLIR2(WIDE(kA64Fneg2ff), rl_result.reg.GetReg(), rl_src.reg.GetReg()); in GenNegDouble()
401 NewLIR2(WIDE(kA64Fabs2ff), rl_result.reg.GetReg(), rl_src.reg.GetReg()); in GenInlinedAbsDouble()
[all …]
Dutility_arm64.cc143 return NewLIR2(WIDE(kA64Fmov2fI), r_dest.GetReg(), encoded_imm); in LoadFPConstantValueWide()
156 LIR* load_pc_rel = RawLIR(current_dalvik_offset_, WIDE(kA64Ldr2fp), in LoadFPConstantValueWide()
471 A64Opcode opcode = LIKELY(value == 0) ? WIDE(kA64Mov2rr) : WIDE(kA64Mvn2rr); in LoadConstantWide()
485 return NewLIR3(WIDE(kA64Orr3Rrl), r_dest.GetReg(), rxzr, log_imm); in LoadConstantWide()
497 op = WIDE(kA64Movn3rdM); in LoadConstantWide()
500 op = WIDE(kA64Movz3rdM); in LoadConstantWide()
518 NewLIR3(WIDE(kA64Movk3rdM), r_dest.GetReg(), halfword, shift); in LoadConstantWide()
533 LIR *res = RawLIR(current_dalvik_offset_, WIDE(kA64Ldr2rp), in LoadConstantWide()
565 A64Opcode wide = (r_dest_src1.Is64Bit()) ? WIDE(0) : UNWIDE(0); in OpRegRegShift()
632 A64Opcode wide = (r_dest_src1.Is64Bit()) ? WIDE(0) : UNWIDE(0); in OpRegRegExtend()
[all …]
Dint_arm64.cc179 NewLIR4(is_wide ? WIDE(opcode) : opcode, rs_dest.GetReg(), left_op.GetReg(), right_op.GetReg(), in GenSelect()
216 int opcode = is_wide ? WIDE(kA64Csel4rrrc) : kA64Csel4rrrc; in GenSelect()
275 A64Opcode wide = reg.Is64Bit() ? WIDE(0) : UNWIDE(0); in OpCmpImmBranch()
281 A64Opcode wide = reg.Is64Bit() ? WIDE(0) : UNWIDE(0); in OpCmpImmBranch()
285 A64Opcode wide = reg.Is64Bit() ? WIDE(0) : UNWIDE(0); in OpCmpImmBranch()
334 opcode = WIDE(opcode); in OpRegCopyNoInsert()
345 opcode = (dest_is_double) ? WIDE(kA64Fmov2ff) : kA64Fmov2ff; in OpRegCopyNoInsert()
495 NewLIR3(WIDE(kA64Orr3Rrl), r_magic.GetReg(), rxzr, magic_table[lit].magic64_base); in SmallLiteralDivRem64()
497 NewLIR3(WIDE(kA64Eor3Rrl), r_magic.GetReg(), r_magic.GetReg(), in SmallLiteralDivRem64()
500 NewLIR4(WIDE(kA64Add4RRdT), r_magic.GetReg(), r_magic.GetReg(), 1, 0); in SmallLiteralDivRem64()
[all …]
Dcall_arm64.cc435 NewLIR4(WIDE(kA64StpPre4rrXD), rs_x0.GetReg(), rs_xLR.GetReg(), rs_sp.GetReg(), -frame_size_ / 8); in GenSpecialEntryForSuspend()
443 NewLIR4(WIDE(kA64LdpPost4rrXD), rs_x0.GetReg(), rs_xLR.GetReg(), rs_sp.GetReg(), frame_size_ / 8); in GenSpecialExitForSuspend()
Darm64_lir.h379 #define WIDE(op) ((A64Opcode)((op) | kA64Wide)) macro