| /external/pcre/dist/sljit/ |
| D | sljitNativeMIPS_32.c | 35 return push_inst(compiler, ADDIU | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
143 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(dst) | IMM(-1), DR(dst))); in emit_single_op()
145 FAIL_IF(push_inst(compiler, ADDIU | S(dst) | T(dst) | IMM(1), DR(dst))); in emit_single_op()
162 FAIL_IF(push_inst(compiler, ADDIU | S(src1) | TA(EQUAL_FLAG) | IMM(src2), EQUAL_FLAG)); in emit_single_op()
167 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | TA(ULESS_FLAG) | IMM(src2), ULESS_FLAG)); in emit_single_op()
173 FAIL_IF(push_inst(compiler, ADDIU | S(src1) | T(dst) | IMM(src2), DR(dst))); in emit_single_op()
203 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | TA(OVERFLOW_FLAG) | IMM(src2), OVERFLOW_FLAG)); in emit_single_op()
207 FAIL_IF(push_inst(compiler, ADDIU | S(src1) | T(dst) | IMM(src2), DR(dst))); in emit_single_op()
228 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op()
241 FAIL_IF(push_inst(compiler, ADDIU | S(src1) | TA(EQUAL_FLAG) | IMM(-src2), EQUAL_FLAG)); in emit_single_op()
[all …]
|
| D | sljitNativeMIPS_64.c | 41 return push_inst(compiler, ADDIU | SA(0) | TA(dst_ar) | IMM(imm), dst_ar); in load_immediate()
235 FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | SA(0) | T(dst) | IMM(-1), DR(dst))); in emit_single_op()
237 FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | S(dst) | T(dst) | IMM(1), DR(dst))); in emit_single_op()
254 …FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | S(src1) | TA(EQUAL_FLAG) | IMM(src2), EQUAL… in emit_single_op()
259 …FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | SA(0) | TA(ULESS_FLAG) | IMM(src2), ULESS_F… in emit_single_op()
265 FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | S(src1) | T(dst) | IMM(src2), DR(dst))); in emit_single_op()
295 …FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | SA(0) | TA(OVERFLOW_FLAG) | IMM(src2), OVER… in emit_single_op()
299 FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | S(src1) | T(dst) | IMM(src2), DR(dst))); in emit_single_op()
320 FAIL_IF(push_inst(compiler, ADDIU | SA(0) | T(TMP_REG2) | IMM(src2), DR(TMP_REG2))); in emit_single_op()
333 …FAIL_IF(push_inst(compiler, SELECT_OP(DADDIU, ADDIU) | S(src1) | TA(EQUAL_FLAG) | IMM(-src2), EQUA… in emit_single_op()
[all …]
|
| D | sljitNativeMIPS_common.c | 100 #define ADDIU (HI(9)) macro
188 #define ADDIU_W ADDIU
|
| /external/valgrind/none/tests/mips64/ |
| D | arithmetic_instruction.c | 6 ADD=0, ADDI, ADDIU, ADDU, enumerator
45 case ADDIU: in main()
|
| /external/v8/src/mips/ |
| D | constants-mips.cc | 298 case ADDIU: in InstructionType()
|
| D | constants-mips.h | 325 ADDIU = ((1 << 3) + 1) << kOpcodeShift, enumerator
|
| D | assembler-mips.cc | 275 const Instr kPopInstruction = ADDIU | (kRegister_sp_Code << kRsShift)
279 const Instr kPushInstruction = ADDIU | (kRegister_sp_Code << kRsShift)
650 return ((instr & kOpcodeMask) == ADDIU); in IsAddImmediate()
1476 GenInstrImmediate(ADDIU, rs, rd, j); in addiu()
|
| D | disasm-mips.cc | 1139 case ADDIU: in DecodeTypeImmediate()
|
| D | simulator-mips.cc | 2823 case ADDIU: in DecodeTypeImmediate()
2953 case ADDIU: in DecodeTypeImmediate()
|
| /external/v8/src/mips64/ |
| D | constants-mips64.cc | 315 case ADDIU: in InstructionType()
|
| D | constants-mips64.h | 290 ADDIU = ((1 << 3) + 1) << kOpcodeShift, enumerator
|
| D | disasm-mips64.cc | 1267 case ADDIU: in DecodeTypeImmediate()
|
| D | simulator-mips64.cc | 2953 case ADDIU: { in DecodeTypeImmediate()
3102 case ADDIU: in DecodeTypeImmediate()
|
| D | assembler-mips64.cc | 622 return ((instr & kOpcodeMask) == ADDIU || (instr & kOpcodeMask) == DADDIU); in IsAddImmediate()
1455 GenInstrImmediate(ADDIU, rs, rd, j); in addiu()
|
| /external/llvm/lib/Target/Mips/ |
| D | Mips16InstrInfo.td | 529 // Format: ADDIU rx, immediate MIPS16e
549 // Format: ADDIU rx, pc, immediate MIPS16e
556 // Format: ADDIU sp, immediate MIPS16e
|
| /external/valgrind/none/tests/mips32/ |
| D | MIPS32int.stdout.exp-mips32-BE | 24 ADDIU
|
| D | MIPS32int.stdout.exp-mips32-LE | 24 ADDIU
|
| D | MIPS32int.stdout.exp-mips32r2-LE | 24 ADDIU
|
| D | MIPS32int.stdout.exp-mips32r2-BE | 24 ADDIU
|