Home
last modified time | relevance | path

Searched refs:FCMEQ (Results 1 – 6 of 6) sorted by relevance

/external/llvm/lib/Target/AArch64/
DAArch64ISelLowering.h128 FCMEQ, enumerator
DAArch64SchedA57.td432 def : InstRW<[A57Write_5cyc_1V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v2f32|32|…
434 def : InstRW<[A57Write_5cyc_2V], (instregex "^(FACGE|FACGT|FCMEQ|FCMGE|FCMGT|FCMLE|FCMLT)(v4f32|v2f…
DAArch64SchedCyclone.td448 def : InstRW<[CyWriteV3], (instregex "FCMEQ","FCMGT","FCMLE","FCMLT")>;
DAArch64InstrInfo.td215 def AArch64fcmeq: SDNode<"AArch64ISD::FCMEQ", SDT_AArch64fcmp>;
2555 defm FCMEQ : SIMDFPCmpTwoVector<0, 1, 0b01101, "fcmeq", AArch64fcmeqz>;
2718 defm FCMEQ : SIMDThreeSameVectorFPCmp<0, 0, 0b11100, "fcmeq", AArch64fcmeq>;
2994 defm FCMEQ : SIMDThreeScalarFPCmp<0, 0, 0b11100, "fcmeq", AArch64fcmeq>;
3082 defm FCMEQ : SIMDCmpTwoScalarSD<0, 1, 0b01101, "fcmeq", AArch64fcmeqz>;
DAArch64ISelLowering.cpp841 case AArch64ISD::FCMEQ: return "AArch64ISD::FCMEQ"; in getTargetNodeName()
6312 Fcmeq = DAG.getNode(AArch64ISD::FCMEQ, dl, VT, LHS, RHS); in EmitVectorComparison()
6318 return DAG.getNode(AArch64ISD::FCMEQ, dl, VT, LHS, RHS); in EmitVectorComparison()
/external/vixl/doc/
Dsupported-instructions.md1743 ### FCMEQ ### subsection
1752 ### FCMEQ ### subsection