Home
last modified time | relevance | path

Searched refs:SDC1 (Results 1 – 19 of 19) sorted by relevance

/external/v8/src/mips/
Dconstants-mips.cc326 case SDC1: in InstructionType()
Dconstants-mips.h364 SDC1 = ((7 << 3) + 5) << kOpcodeShift, enumerator
Ddisasm-mips.cc1217 case SDC1: in DecodeTypeImmediate()
Dsimulator-mips.cc2922 case SDC1: in DecodeTypeImmediate()
2998 case SDC1: in DecodeTypeImmediate()
/external/v8/src/mips64/
Dconstants-mips64.cc347 case SDC1: in InstructionType()
Dconstants-mips64.h340 SDC1 = ((7 << 3) + 5) << kOpcodeShift, enumerator
Ddisasm-mips64.cc1366 case SDC1: in DecodeTypeImmediate()
Dsimulator-mips64.cc3070 case SDC1: in DecodeTypeImmediate()
3154 case SDC1: in DecodeTypeImmediate()
Dassembler-mips64.cc2222 GenInstrImmediate(SDC1, src.rm(), fd, src.offset_); in sdc1()
/external/valgrind/none/tests/mips32/
Dvfp.stdout.exp-mips32-BE57 SDC1
Dvfp.stdout.exp-mips32-LE57 SDC1
Dvfp.stdout.exp-mips32r2-BE123 SDC1
Dvfp.stdout.exp-mips32r2-LE123 SDC1
/external/llvm/lib/Target/Mips/MCTargetDesc/
DMipsNaClELFStreamer.cpp231 case Mips::SDC1: in isBasePlusOffsetMemoryAccess()
/external/llvm/lib/Target/Mips/
DMipsSEInstrInfo.cpp68 (Opc == Mips::SWC1) || (Opc == Mips::SDC1) || (Opc == Mips::SDC164)) { in isStoreToStackSlot()
205 Opc = Mips::SDC1; in storeRegToStack()
DMipsInstrFPU.td404 def SDC1 : MMRel, SW_FT<"sdc1", AFGR64Opnd, II_SDC1, store>, LW_FM<0x3d>,
638 def : StoreRegImmPat<SDC1, f64>, FGR_32;
DMipsFastISel.cpp703 Opc = Mips::SDC1; in emitStore()
/external/valgrind/none/tests/mips64/
Dfpu_load_store.stdout.exp-LE2309 --- SDC1 ---
Dfpu_load_store.stdout.exp-BE2309 --- SDC1 ---