/external/mesa3d/src/gallium/drivers/nv50/codegen/ |
D | nv50_ir_from_tgsi.cpp | 398 return nv50_ir::TYPE_F32; in inferSrcType() 409 return nv50_ir::TYPE_F32; in inferDstType() 1211 Instruction *insn = new_Instruction(func, op, TYPE_F32); in interpolate() 1334 return mkOp1v(OP_RDSV, TYPE_F32, getSSA(), mkSysVal(SV_FACE, 0)); in fetchSrc() 1442 mkOp2(OP_MUL, TYPE_F32, dotp, src0, src1); in buildDot() 1447 mkOp3(OP_MAD, TYPE_F32, dotp, src0, src1, dotp); in buildDot() 1519 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), proj); in loadProjTexCoords() 1536 proj = mkOp1v(OP_RCP, TYPE_F32, getSSA(), fetchSrc(0, 3)); in loadProjTexCoords() 1540 dst[c] = mkOp2v(OP_MUL, TYPE_F32, getSSA(), src[c], proj); in loadProjTexCoords() 1591 src[c] = mkOp1v(OP_ABS, TYPE_F32, getSSA(), arg[c]); in handleTEX() [all …]
|
D | nv50_ir_lowering_nv50.cpp | 399 bld.mkCvt(OP_CVT, TYPE_F32, af, ty, div->getSrc(0)); in handleDIV() 400 bld.mkCvt(OP_CVT, TYPE_F32, bf, ty, div->getSrc(1)); in handleDIV() 414 bf = bld.mkOp1v(OP_RCP, TYPE_F32, bld.getSSA(), bf); in handleDIV() 417 bld.mkOp2(OP_MUL, TYPE_F32, (qf = bld.getSSA()), af, bf)->rnd = ROUND_Z; in handleDIV() 418 bld.mkCvt(OP_CVT, ty, (q0 = bld.getSSA()), TYPE_F32, qf)->rnd = ROUND_Z; in handleDIV() 425 bld.mkCvt(OP_CVT, TYPE_F32, (aR = bld.getSSA()), TYPE_U32, aRf); in handleDIV() 427 bld.mkOp2(OP_MUL, TYPE_F32, (qRf = bld.getSSA()), aR, bf)->rnd = ROUND_Z; in handleDIV() 428 bld.mkCvt(OP_CVT, TYPE_U32, (qR = bld.getSSA()), TYPE_F32, qRf) in handleDIV() 593 bld.mkCvt(OP_CVT, TYPE_U32, src, TYPE_F32, layer); in handleTEX() 787 if (i->dType == TYPE_F32) { in handleSET() [all …]
|
D | nv50_ir_from_sm4.cpp | 322 return TYPE_F32; in inferSrcType() 345 return TYPE_F32; in inferDstType() 1219 Instruction *insn = new_Instruction(func, opr, TYPE_F32); in interpolate() 1406 zIn = mkOp1v(OP_RDSV, TYPE_F32, getSSA(), mkSysVal(SV_POSITION, 2)); in saveFragDepth() 1407 value = mkOp2v(op, TYPE_F32, getSSA(), value, zIn); in saveFragDepth() 1504 mkCvt(OP_CVT, TYPE_F32, dst0[c], TYPE_U32, src); in emitTex() 1507 mkCvt(OP_CVT, TYPE_F32, dst0[c], TYPE_U32, src); in emitTex() 1509 mkOp1(OP_RCP, TYPE_F32, dst0[c], dst0[c]); in emitTex() 1607 src0[c] = mkOp1v(OP_ABS, TYPE_F32, getSSA(), arg[c]); in handleSAMPLE() 1609 mkOp2(OP_MAX, TYPE_F32, val, src0[0], src0[1]); in handleSAMPLE() [all …]
|
D | nv50_ir_target_nv50.cpp | 142 opInfo[i].srcTypes = 1 << (int)TYPE_F32; in initOpInfo() 143 opInfo[i].dstTypes = 1 << (int)TYPE_F32; in initOpInfo() 428 if (insn->sType != TYPE_F32) in isModSupported() 456 if (insn->dType != TYPE_F32) in isSatSupported() 488 if (i->dType == TYPE_F32) { in getThroughput()
|
D | nv50_ir.cpp | 338 reg.type = TYPE_F32; in ImmediateValue() 396 case TYPE_F32: in isInteger() 413 case TYPE_F32: return reg.data.u32 & (1 << 31); in isNegative() 446 case TYPE_F32: in applyLog2() 461 if (reg.type != TYPE_F32) in compare() 587 dType = sType = TYPE_F32; in Instruction() 877 : Instruction(fn, op, TYPE_F32) in TexInstruction() 936 : Instruction(fn, op, TYPE_F32) in CmpInstruction()
|
D | nv50_ir_emit_nv50.cpp | 557 case TYPE_F32: // fall through in emitLoadStoreSizeLG() 583 case TYPE_F32: in emitLoadStoreSizeCS() 846 case TYPE_F32: code[0] |= 0x80000000; break; in emitMINMAX() 1066 case TYPE_F32: code[0] |= 0x80000000; break; in emitSET() 1123 case TYPE_F32: code[1] = 0xc4400000; break; in emitCVT() 1134 case TYPE_F32: code[1] = 0x8c400000; break; in emitCVT() 1143 case TYPE_F32: code[1] = 0x84400000; break; in emitCVT() 1149 case TYPE_F32: in emitCVT() 1154 case TYPE_F32: code[1] = 0xc4004000; break; in emitCVT() 1166 case TYPE_F32: code[1] = 0x8c004000; break; in emitCVT() [all …]
|
D | nv50_ir_peephole.cpp | 321 case TYPE_F32: in applyTo() 401 if (i->dnz && i->dType == TYPE_F32) { in expr() 408 case TYPE_F32: res.data.f32 = a->data.f32 * b->data.f32; break; in expr() 420 case TYPE_F32: res.data.f32 = a->data.f32 / b->data.f32; break; in expr() 430 case TYPE_F32: res.data.f32 = a->data.f32 + b->data.f32; break; in expr() 440 case TYPE_F32: res.data.f32 = pow(a->data.f32, b->data.f32); break; in expr() 448 case TYPE_F32: res.data.f32 = MAX2(a->data.f32, b->data.f32); break; in expr() 458 case TYPE_F32: res.data.f32 = MIN2(a->data.f32, b->data.f32); break; in expr() 525 if (i->dType != TYPE_F32) in unary() 561 assert(mul2->op == OP_MUL && mul2->dType == TYPE_F32); in tryCollapseChainedMULs() [all …]
|
D | nv50_ir_build_util.cpp | 155 DataType ty = TYPE_F32; in mkInterp() 263 Instruction *quadop = mkOp2(OP_QUADOP, TYPE_F32, def, src0, src1); in mkQuadop() 395 return mkOp1v(OP_MOV, TYPE_F32, dst ? dst : getScratch(), mkImm(f)); in loadImm() 439 sym->reg.type = TYPE_F32; in mkSysVal()
|
D | nv50_ir_inlines.h | 59 case TYPE_F32: in typeSizeof() 86 return flt ? TYPE_F32 : (sgn ? TYPE_S32 : TYPE_U32);
|
D | nv50_ir_print.cpp | 383 case TYPE_F32: PRINT("%f", reg.data.f32); break; in print()
|
D | nv50_ir.h | 162 TYPE_F32, enumerator
|
/external/mesa3d/src/gallium/drivers/nvc0/codegen/ |
D | nv50_ir_target_nvc0.cpp | 287 opInfo[i].srcTypes = 1 << (int)TYPE_F32; in initOpInfo() 288 opInfo[i].dstTypes = 1 << (int)TYPE_F32; in initOpInfo() 424 if (i->sType == TYPE_F32) { in insnCanLoad() 460 if ((op == OP_MAD || op == OP_FMA) && (ty != TYPE_F32)) in isOpSupported() 522 return insn->dType == TYPE_F32; in isSatSupported() 558 if (i->op == OP_MUL && i->dType != TYPE_F32) in getLatency() 585 if (i->dType == TYPE_F32) { in getThroughput() 659 return (a->dType == TYPE_F32 || a->op == OP_ADD || in canDualIssue() 660 b->dType == TYPE_F32 || b->op == OP_ADD); in canDualIssue()
|
D | nv50_ir_lowering_nvc0.cpp | 102 if (i->dType == TYPE_F32) in visit() 659 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32; in handleTEX() 716 DataType sTy = (i->op == OP_TXF) ? TYPE_U32 : TYPE_F32; in handleTEX() 881 bld.mkFetch(x, TYPE_F32, FILE_SHADER_OUTPUT, 0x2f0, NULL, laneid); in readTessCoord() 883 bld.mkFetch(y, TYPE_F32, FILE_SHADER_OUTPUT, 0x2f4, NULL, laneid); in readTessCoord() 886 bld.mkOp2(OP_ADD, TYPE_F32, dst, x, y); in readTessCoord() 887 bld.mkOp2(OP_SUB, TYPE_F32, dst, bld.loadImm(NULL, 1.0f), dst); in readTessCoord() 911 if (i->dType == TYPE_F32) { in handleRDSV() 948 if (i->dType != TYPE_F32) in handleMOD() 951 bld.mkOp1(OP_RCP, TYPE_F32, value, i->getSrc(1)); in handleMOD() [all …]
|
D | nv50_ir_emit_nvc0.cpp | 165 return imm && (imm->reg.data.u32 & ((ty == TYPE_F32) ? 0xfff : 0xfff00000)); in isLIMM() 437 if (isLIMM(i->src(1), TYPE_F32)) { in emitFMAD() 471 if (isLIMM(i->src(1), TYPE_F32)) { in emitFMUL() 524 if (isLIMM(i->src(1), TYPE_F32)) { in emitFADD() 897 if (i->sType == TYPE_F32) in emitSET() 929 case TYPE_F32: in emitSLCT() 1345 case TYPE_F32: in emitLoadStoreType() 1796 if (i->dType == TYPE_F32) { in getMinEncodingSize()
|