Lines Matching +refs:llvm +refs:mode +refs:syntax +refs:table
40 These interfaces are defined in ``include/llvm/Target/``.
45 ``include/llvm/CodeGen/``. At this level, concepts like "constant pool
194 The LLVM target description classes (located in the ``include/llvm/Target``
330 ``include/llvm/CodeGen``). This representation is completely target agnostic,
369 .. code-block:: llvm
382 the ``include/llvm/CodeGen/MachineInstrBuilder.h`` file. The ``BuildMI``
434 .. code-block:: llvm
444 .. code-block:: llvm
461 .. code-block:: llvm
520 a ``MachineRegisterInfo``. See ``include/llvm/CodeGen/MachineFunction.h`` for
608 llvm-mc tool to implement standalone machine code assemblers and disassemblers.
627 This API is most important for two clients: the llvm-mc stand-alone assembler is
646 To make llvm use these classes, the target initialization must call
752 ``include/llvm/CodeGen/ISDOpcodes.h`` file.
965 .. code-block:: llvm
973 .. code-block:: llvm
1006 are defined in the ``include/llvm/Target/TargetSelectionDAG.td`` file.
1060 or more complex operands (like e.g. `X86 addressing mode`_), the pattern may
1091 values (e.g. the four operands of the `X86 addressing mode`_, which are
1434 stand-alone mode for triaging bugs and as a performance baseline.
1489 ``RBP-1020``). The offset (divided by 4 in 32-bit mode and 8 in 64-bit mode)
1492 following table:
1510 32-bit mode and 8 in 64-bit mode) is encoded in bits 16-23 (mask:
1511 ``0x00FF0000``). There is a maximum stack size of 1024 bytes in 32-bit mode
1512 and 2048 in 64-bit mode. The number of registers saved is encoded in bits 9-12
1574 often target specific, and is responsible for turning jump table entries,
1629 ``llvm/CodeGen/DFAPacketizer.h`` for more information.
1637 (in particular the instruction syntax and encodings), which means that a large
1767 table that summarizes what features are supported by each target.
1774 Note that this table does not include the C backend or Cpp backends, since they
1782 :raw-html:`<table border="1" cellspacing="0">`
1797 :raw-html:`</table>`
1799 Here is the table:
1801 :raw-html:`<table width="689" border="1" cellspacing="0">`
1940 :raw-html:`</table>`
1957 by implementing the MCAsmParser interface. This is required for llvm-mc to be
1987 The ARM backend has basic support for integer code in ARM codegen mode, but
2067 .. code-block:: llvm
2110 .. code-block:: llvm
2163 .. _X86 addressing mode:
2269 or shrink. A base pointer is also used if llvm-gcc is not passed the
2275 :raw-html:`<table border="1" cellspacing="0">`
2297 :raw-html:`</table>`
2307 GPR, thus the linkage area is 24 bytes long in 32 bit mode and 48 bytes in 64
2308 bit mode.
2312 :raw-html:`<table border="1" cellspacing="0">`
2337 :raw-html:`</table>`
2341 :raw-html:`<table border="1" cellspacing="0">`
2366 :raw-html:`</table>`
2378 bit mode.) Also note that since the parameter area is a fixed offset from the
2383 stack frame is minimally 64 bytes in 32 bit mode and 128 bytes in 64 bit mode.
2393 The *locals area* is where the llvm compiler reserves space for local variables.
2395 The *saved registers area* is where the llvm compiler spills callee saved
2401 The llvm prolog and epilog are the same as described in the PowerPC ABI, with
2403 created. This allows the llvm epilog/prolog support to be common with other
2429 :raw-html:`<table border="1" cellspacing="0">`
2458 :raw-html:`</table>`
2557 | mode | size | instruction class |