Searched refs:AddInst (Results 1 – 4 of 4) sorted by relevance
| /external/llvm/lib/Transforms/Utils/ |
| D | SimplifyIndVar.cpp | 460 Instruction *AddInst = dyn_cast<Instruction>( in splitOverflowIntrinsic() local
465 assert((AddInst->getOpcode() == Instruction::Add && in splitOverflowIntrinsic()
466 AddInst->getOperand(0) == II->getOperand(0)) && in splitOverflowIntrinsic()
469 AddVal->replaceAllUsesWith(AddInst); in splitOverflowIntrinsic()
471 return AddInst; in splitOverflowIntrinsic()
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUInstructions.td | 642 multiclass Expand24IBitOps<Instruction MulInst, Instruction AddInst> {
645 (AddInst (MulInst $src0, $src1), $src2)
654 multiclass Expand24UBitOps<Instruction MulInst, Instruction AddInst> {
657 (AddInst (MulInst $src0, $src1), $src2)
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCFrameLowering.cpp | 1027 const MCInstrDesc& AddInst = TII.get( isPPC64 ? PPC::ADD8 in emitEpilogue() local
1117 BuildMI(MBB, MBBI, dl, AddInst) in emitEpilogue()
1190 BuildMI(MBB, MBBI, dl, AddInst) in emitEpilogue()
|
| /external/llvm/lib/Analysis/ |
| D | InstructionSimplify.cpp | 1524 auto *AddInst = cast<BinaryOperator>(Op0->getOperand(0)); in SimplifyAndOfICmps() local
1525 bool isNSW = AddInst->hasNoSignedWrap(); in SimplifyAndOfICmps()
1526 bool isNUW = AddInst->hasNoUnsignedWrap(); in SimplifyAndOfICmps()
1683 auto *AddInst = cast<BinaryOperator>(Op0->getOperand(0)); in SimplifyOrOfICmps() local
1684 bool isNSW = AddInst->hasNoSignedWrap(); in SimplifyOrOfICmps()
1685 bool isNUW = AddInst->hasNoUnsignedWrap(); in SimplifyOrOfICmps()
|