Home
last modified time | relevance | path

Searched refs:AfterLegalizeVectorOps (Results 1 – 5 of 5) sorted by relevance

/external/llvm/include/llvm/CodeGen/
DDAGCombine.h19 AfterLegalizeVectorOps, enumerator
/external/llvm/include/llvm/Target/
DTargetLowering.h2183 bool isBeforeLegalizeOps() const { return Level < AfterLegalizeVectorOps; } in isBeforeLegalizeOps()
/external/llvm/lib/CodeGen/SelectionDAG/
DDAGCombiner.cpp1250 LegalOperations = Level >= AfterLegalizeVectorOps; in Run()
7098 if (Level == AfterLegalizeVectorOps && VT.isVector() && in visitTRUNCATE()
12349 if (Level != AfterLegalizeVectorOps && Level != AfterLegalizeTypes) in reduceBuildVecExtToExtBuildVec()
12943 if (Level < AfterLegalizeVectorOps && TLI.isTypeLegal(VT)) in visitCONCAT_VECTORS()
13323 Level < AfterLegalizeVectorOps && in visitVECTOR_SHUFFLE()
13335 if (Level < AfterLegalizeVectorOps && TLI.isTypeLegal(VT)) { in visitVECTOR_SHUFFLE()
13374 N1.getOpcode() == ISD::UNDEF && Level < AfterLegalizeVectorOps && in visitVECTOR_SHUFFLE()
DSelectionDAGISel.cpp797 CurDAG->Combine(AfterLegalizeVectorOps, *AA, OptLevel); in CodeGenAndEmitDAG()
/external/llvm/lib/Target/AMDGPU/
DR600ISelLowering.cpp1128 DAGCombinerInfo DCI(DAG, AfterLegalizeVectorOps, true, nullptr); in LowerSELECT_CC()