Home
last modified time | relevance | path

Searched refs:DRC (Results 1 – 21 of 21) sorted by relevance

/external/llvm/lib/Target/Mips/
DMipsCondMov.td19 class CMov_I_I_FT<string opstr, RegisterOperand CRC, RegisterOperand DRC,
21 InstSE<(outs DRC:$rd), (ins DRC:$rs, CRC:$rt, DRC:$F),
27 class CMov_I_F_FT<string opstr, RegisterOperand CRC, RegisterOperand DRC,
29 InstSE<(outs DRC:$fd), (ins DRC:$fs, CRC:$rt, DRC:$F),
56 multiclass MovzPats0<RegisterClass CRC, RegisterClass DRC,
60 def : MipsPat<(select (i32 (setge CRC:$lhs, CRC:$rhs)), DRC:$T, DRC:$F),
61 (MOVZInst DRC:$T, (SLTOp CRC:$lhs, CRC:$rhs), DRC:$F)>;
62 def : MipsPat<(select (i32 (setuge CRC:$lhs, CRC:$rhs)), DRC:$T, DRC:$F),
63 (MOVZInst DRC:$T, (SLTuOp CRC:$lhs, CRC:$rhs), DRC:$F)>;
64 def : MipsPat<(select (i32 (setge CRC:$lhs, immSExt16:$rhs)), DRC:$T, DRC:$F),
[all …]
DMipsInstrFPU.td194 class LWXC1_FT<string opstr, RegisterOperand DRC,
196 InstSE<(outs DRC:$fd), (ins PtrRC:$base, PtrRC:$index),
198 [(set DRC:$fd, (OpNode (add iPTR:$base, iPTR:$index)))], Itin,
203 class SWXC1_FT<string opstr, RegisterOperand DRC,
205 InstSE<(outs), (ins DRC:$fs, PtrRC:$base, PtrRC:$index),
207 [(OpNode DRC:$fs, (add iPTR:$base, iPTR:$index))], Itin,
DMipsInstrInfo.td1218 class Atomic2Ops<PatFrag Op, RegisterClass DRC> :
1219 PseudoSE<(outs DRC:$dst), (ins PtrRC:$ptr, DRC:$incr),
1220 [(set DRC:$dst, (Op iPTR:$ptr, DRC:$incr))]>;
1223 class AtomicCmpSwap<PatFrag Op, RegisterClass DRC> :
1224 PseudoSE<(outs DRC:$dst), (ins PtrRC:$ptr, DRC:$cmp, DRC:$swap),
1225 [(set DRC:$dst, (Op iPTR:$ptr, DRC:$cmp, DRC:$swap))]>;
/external/llvm/lib/CodeGen/
DMachineVerifier.cpp922 if (const TargetRegisterClass *DRC = in visitMachineOperand() local
924 if (!DRC->contains(Reg)) { in visitMachineOperand()
927 << TRI->getRegClassName(DRC) << " register.\n"; in visitMachineOperand()
949 if (const TargetRegisterClass *DRC = in visitMachineOperand() local
958 DRC = TRI->getMatchingSuperRegClass(SuperRC, DRC, SubIdx); in visitMachineOperand()
959 if (!DRC) { in visitMachineOperand()
964 if (!RC->hasSuperClassEq(DRC)) { in visitMachineOperand()
966 errs() << "Expected a " << TRI->getRegClassName(DRC) in visitMachineOperand()
DMachineSink.cpp170 const TargetRegisterClass *DRC = MRI->getRegClass(DstReg); in INITIALIZE_PASS_DEPENDENCY() local
171 if (SRC != DRC) in INITIALIZE_PASS_DEPENDENCY()
/external/icu/icu4c/source/data/region/
Den.txt82 CD{"Congo (DRC)"}
309 CD{"Congo (DRC)"}
Dmy.txt306 CD{"ကွန်ဂို (DRC)"}
Dml.txt307 CD{"കോംഗോ (DRC)"}
Dte.txt307 CD{"కాంగో (DRC)"}
Dkn.txt307 CD{"ಕಾಂಗೋ (DRC)"}
Dbn.txt307 CD{"কঙ্গো(DRC)"}
Dur.txt307 CD{"کانگو (DRC)"}
Dms.txt307 CD{"Congo (DRC)"}
Dfy.txt307 CD{"Congo (DRC)"}
Dnl.txt307 CD{"Congo (DRC)"}
Dfil.txt307 CD{"Congo (DRC)"}
Dbs.txt307 CD{"Kongo (DRC)"}
Dsw.txt307 CD{"Kongo (DRC)"}
Dzu.txt307 CD{"i-Congo (DRC)"}
/external/llvm/lib/Target/Hexagon/
DHexagonBitSimplify.cpp894 auto *DRC = getFinalVRegClass(RD, MRI); in isTransparentCopy() local
895 if (!DRC) in isTransparentCopy()
898 return DRC == getFinalVRegClass(RS, MRI); in isTransparentCopy()
/external/libvncserver/
DChangeLog933 2012-04-25 DRC <information@virtualgl.org>
997 2012-04-09 DRC <information@virtualgl.org>
1028 2012-03-23 DRC <information@virtualgl.org>
1033 2012-03-25 DRC <information@virtualgl.org>
1115 * AUTHORS: Add DRC to AUTHORS.
1122 2012-03-10 DRC <information@virtualgl.org>
1127 2012-03-10 DRC <information@virtualgl.org>
1140 2012-03-10 DRC <information@virtualgl.org>