Home
last modified time | relevance | path

Searched refs:FPMulAdd (Results 1 – 5 of 5) sorted by relevance

/external/v8/src/arm64/
Dsimulator-arm64.cc2934 case FMADD_s: set_sreg(fd, FPMulAdd(sreg(fa), sreg(fn), sreg(fm))); break; in VisitFPDataProcessing3Source()
2935 case FMSUB_s: set_sreg(fd, FPMulAdd(sreg(fa), -sreg(fn), sreg(fm))); break; in VisitFPDataProcessing3Source()
2936 case FMADD_d: set_dreg(fd, FPMulAdd(dreg(fa), dreg(fn), dreg(fm))); break; in VisitFPDataProcessing3Source()
2937 case FMSUB_d: set_dreg(fd, FPMulAdd(dreg(fa), -dreg(fn), dreg(fm))); break; in VisitFPDataProcessing3Source()
2940 set_sreg(fd, FPMulAdd(-sreg(fa), -sreg(fn), sreg(fm))); in VisitFPDataProcessing3Source()
2943 set_sreg(fd, FPMulAdd(-sreg(fa), sreg(fn), sreg(fm))); in VisitFPDataProcessing3Source()
2946 set_dreg(fd, FPMulAdd(-dreg(fa), -dreg(fn), dreg(fm))); in VisitFPDataProcessing3Source()
2949 set_dreg(fd, FPMulAdd(-dreg(fa), dreg(fn), dreg(fm))); in VisitFPDataProcessing3Source()
3057 T Simulator::FPMulAdd(T a, T op1, T op2) { in FPMulAdd() function in v8::internal::Simulator
Dsimulator-arm64.h748 T FPMulAdd(T a, T op1, T op2);
/external/vixl/src/vixl/a64/
Dsimulator-a64.cc2251 case FMADD_s: set_sreg(fd, FPMulAdd(sreg(fa), sreg(fn), sreg(fm))); break; in VisitFPDataProcessing3Source()
2252 case FMSUB_s: set_sreg(fd, FPMulAdd(sreg(fa), -sreg(fn), sreg(fm))); break; in VisitFPDataProcessing3Source()
2253 case FMADD_d: set_dreg(fd, FPMulAdd(dreg(fa), dreg(fn), dreg(fm))); break; in VisitFPDataProcessing3Source()
2254 case FMSUB_d: set_dreg(fd, FPMulAdd(dreg(fa), -dreg(fn), dreg(fm))); break; in VisitFPDataProcessing3Source()
2257 set_sreg(fd, FPMulAdd(-sreg(fa), -sreg(fn), sreg(fm))); in VisitFPDataProcessing3Source()
2260 set_sreg(fd, FPMulAdd(-sreg(fa), sreg(fn), sreg(fm))); in VisitFPDataProcessing3Source()
2263 set_dreg(fd, FPMulAdd(-dreg(fa), -dreg(fn), dreg(fm))); in VisitFPDataProcessing3Source()
2266 set_dreg(fd, FPMulAdd(-dreg(fa), dreg(fn), dreg(fm))); in VisitFPDataProcessing3Source()
Dlogic-a64.cc3573 T Simulator::FPMulAdd(T a, T op1, T op2) { in FPMulAdd() function in vixl::Simulator
4064 T result = FPMulAdd(acc, op1, op2); in fmla()
4095 T result = FPMulAdd(acc, op1, op2); in fmls()
Dsimulator-a64.h2457 T FPMulAdd(T a, T op1, T op2);