Searched refs:FP_ROUND_INREG (Results 1 – 11 of 11) sorted by relevance
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 474 FP_ROUND_INREG, enumerator
|
| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDILISelLowering.cpp | 130 setOperationAction(ISD::FP_ROUND_INREG, VT, Expand); in InitAMDILLowering()
192 setOperationAction(ISD::FP_ROUND_INREG, MVT::v2f64, Expand); in InitAMDILLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 250 case ISD::FP_ROUND_INREG: return "fp_round_inreg"; in getOperationName()
|
| D | LegalizeVectorOps.cpp | 336 case ISD::FP_ROUND_INREG: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 57 case ISD::FP_ROUND_INREG: R = ScalarizeVecRes_InregOp(N); break; in ScalarizeVectorResult()
602 case ISD::FP_ROUND_INREG: SplitVecRes_InregOp(N, Lo, Hi); break; in SplitVectorResult()
2006 case ISD::FP_ROUND_INREG: Res = WidenVecRes_InregOp(N); break; in WidenVectorResult()
|
| D | SelectionDAG.cpp | 3555 case ISD::FP_ROUND_INREG: { in getNode()
3803 case ISD::FP_ROUND_INREG: in getNode()
6989 case ISD::FP_ROUND_INREG: { in UnrollVectorOp()
|
| D | LegalizeFloatTypes.cpp | 1594 SDValue Res = DAG.getNode(ISD::FP_ROUND_INREG, dl, MVT::ppcf128, in ExpandFloatOp_FP_TO_SINT()
|
| D | LegalizeDAG.cpp | 1250 case ISD::FP_ROUND_INREG: in LegalizeOp()
3132 case ISD::FP_ROUND_INREG: { in ExpandNode()
|
| D | DAGCombiner.cpp | 1422 case ISD::FP_ROUND_INREG: return visitFP_ROUND_INREG(N); in visit()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 134 setOperationAction(ISD::FP_ROUND_INREG, MVT::ppcf128, Custom); in PPCTargetLowering()
690 setOperationAction(ISD::FP_ROUND_INREG , MVT::v4f32, Expand); in PPCTargetLowering()
8058 case ISD::FP_ROUND_INREG: { in ReplaceNodeResults()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 317 setOperationAction(ISD::FP_ROUND_INREG , MVT::f32 , Expand); in X86TargetLowering()
|