| /external/mesa3d/src/gallium/drivers/radeon/ |
| D | AMDGPUISelLowering.cpp | 37 setOperationAction(ISD::FRINT, MVT::f32, Legal); in AMDGPUTargetLowering()
142 return DAG.getNode(ISD::FRINT, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN()
|
| /external/llvm/include/llvm/CodeGen/ |
| D | ISDOpcodes.h | 517 FCEIL, FTRUNC, FRINT, FNEARBYINT, FROUND, FFLOOR, enumerator
|
| D | BasicTTIImpl.h | 666 ISD = ISD::FRINT; in getIntrinsicInstrCost()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCCTRLoops.cpp | 305 case Intrinsic::rint: Opcode = ISD::FRINT; break; in mightUseCTR()
358 Opcode = ISD::FRINT; break; in mightUseCTR()
|
| D | PPCISelLowering.cpp | 140 setOperationAction(ISD::FRINT, MVT::ppcf128, Expand); in PPCTargetLowering()
468 setOperationAction(ISD::FRINT, VT, Expand); in PPCTargetLowering()
797 setOperationAction(ISD::FRINT, MVT::v4f64, Expand); in PPCTargetLowering()
798 setOperationAction(ISD::FRINT, MVT::v4f32, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64SchedA57.td | 483 def : InstRW<[A57Write_5cyc_1V], (instregex "^FRINT[AIMNPXZ](v2f32)")>;
485 def : InstRW<[A57Write_5cyc_2V], (instregex "^FRINT[AIMNPXZ](v4f32|v2f64)")>;
556 def : InstRW<[A57Write_5cyc_1V], (instregex "^FRINT.+r")>;
|
| D | AArch64ISelLowering.cpp | 159 setOperationAction(ISD::FRINT, MVT::f128, Expand); in AArch64TargetLowering()
294 setOperationAction(ISD::FRINT, MVT::f16, Promote); in AArch64TargetLowering()
340 setOperationAction(ISD::FRINT, MVT::v4f16, Expand); in AArch64TargetLowering()
372 setOperationAction(ISD::FRINT, MVT::v8f16, Expand); in AArch64TargetLowering()
394 setOperationAction(ISD::FRINT, Ty, Legal); in AArch64TargetLowering()
544 setOperationAction(ISD::FRINT, MVT::v1f64, Expand); in AArch64TargetLowering()
620 setOperationAction(ISD::FRINT, Ty, Legal); in AArch64TargetLowering()
|
| D | AArch64SchedCyclone.td | 573 // FRINT(AIMNPXZ) V,V
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelLowering.cpp | 90 setOperationAction(ISD::FRINT, MVT::f32, Legal); in AMDGPUTargetLowering()
210 setOperationAction(ISD::FRINT, MVT::f64, Custom); in AMDGPUTargetLowering()
356 setOperationAction(ISD::FRINT, VT, Expand); in AMDGPUTargetLowering()
628 case ISD::FRINT: return LowerFRINT(Op, DAG); in LowerOperation()
1047 return DAG.getNode(ISD::FRINT, DL, VT, Op.getOperand(1)); in LowerINTRINSIC_WO_CHAIN()
2036 return DAG.getNode(ISD::FRINT, SDLoc(Op), Op.getValueType(), Op.getOperand(0)); in LowerFNEARBYINT()
|
| D | SIISelLowering.cpp | 247 setOperationAction(ISD::FRINT, MVT::f64, Legal); in SITargetLowering()
|
| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | SelectionDAGDumper.cpp | 165 case ISD::FRINT: return "frint"; in getOperationName()
|
| D | LegalizeFloatTypes.cpp | 100 case ISD::FRINT: R = SoftenFloatRes_FRINT(N); break; in SoftenFloatResult()
1019 case ISD::FRINT: ExpandFloatRes_FRINT(N, Lo, Hi); break; in ExpandFloatResult()
1862 case ISD::FRINT: in PromoteFloatResult()
|
| D | LegalizeVectorOps.cpp | 319 case ISD::FRINT: in LegalizeOp()
|
| D | LegalizeVectorTypes.cpp | 91 case ISD::FRINT: in ScalarizeVectorResult()
647 case ISD::FRINT: in SplitVectorResult()
2101 case ISD::FRINT: in WidenVectorResult()
|
| D | LegalizeDAG.cpp | 4090 case ISD::FRINT: in ConvertNodeToLibcall()
4440 case ISD::FRINT: in PromoteNode()
|
| D | SelectionDAGBuilder.cpp | 4773 case Intrinsic::rint: Opcode = ISD::FRINT; break; in visitIntrinsicCall()
5852 if (visitUnaryFloatCall(I, ISD::FRINT)) in visitCall()
|
| /external/llvm/lib/Target/WebAssembly/ |
| D | WebAssemblyISelLowering.cpp | 141 {ISD::FCEIL, ISD::FFLOOR, ISD::FTRUNC, ISD::FNEARBYINT, ISD::FRINT}) in WebAssemblyTargetLowering()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetLoweringBase.cpp | 850 setOperationAction(ISD::FRINT, VT, Expand); in initActions()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsSEISelLowering.cpp | 317 setOperationAction(ISD::FRINT, Ty, Legal); in addMSAFloatType()
1896 return DAG.getNode(ISD::FRINT, DL, Op->getValueType(0), Op->getOperand(1)); in lowerINTRINSIC_WO_CHAIN()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 514 setOperationAction(ISD::FRINT, MVT::v2f64, Expand); in ARMTargetLowering()
531 setOperationAction(ISD::FRINT, MVT::v4f32, Expand); in ARMTargetLowering()
548 setOperationAction(ISD::FRINT, MVT::v2f32, Expand); in ARMTargetLowering()
672 setOperationAction(ISD::FRINT, MVT::f64, Expand); in ARMTargetLowering()
978 setOperationAction(ISD::FRINT, MVT::f32, Legal); in ARMTargetLowering()
992 setOperationAction(ISD::FRINT, MVT::f64, Legal); in ARMTargetLowering()
|
| /external/llvm/include/llvm/Target/ |
| D | TargetSelectionDAG.td | 436 def frint : SDNode<"ISD::FRINT" , SDTFPUnaryOp>;
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 356 setOperationAction(ISD::FRINT, VT, Legal); in SystemZTargetLowering()
398 setOperationAction(ISD::FRINT, MVT::v2f64, Legal); in SystemZTargetLowering()
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonISelLowering.cpp | 1761 ISD::FRINT, ISD::FNEARBYINT, ISD::FROUND, ISD::FFLOOR, in HexagonTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 663 setOperationAction(ISD::FRINT, MVT::f80, Expand); in X86TargetLowering()
716 setOperationAction(ISD::FRINT, VT, Expand); in X86TargetLowering()
962 setOperationAction(ISD::FRINT, RoundedTy, Legal); in X86TargetLowering()
1084 setOperationAction(ISD::FRINT, MVT::v8f32, Legal); in X86TargetLowering()
1097 setOperationAction(ISD::FRINT, MVT::v4f64, Legal); in X86TargetLowering()
1463 setOperationAction(ISD::FRINT, MVT::v16f32, Legal); in X86TargetLowering()
1464 setOperationAction(ISD::FRINT, MVT::v8f64, Legal); in X86TargetLowering()
|
| /external/llvm/lib/Target/ |
| D | README.txt | 490 We should add an FRINT node to the DAG to model targets that have legal
|