| /external/llvm/lib/CodeGen/SelectionDAG/ |
| D | TargetLowering.cpp | 657 EVT InnerVT = InnerOp.getValueType(); in SimplifyDemandedBits() local
658 unsigned InnerBits = InnerVT.getSizeInBits(); in SimplifyDemandedBits()
660 isTypeDesirableForOp(ISD::SHL, InnerVT)) { in SimplifyDemandedBits()
661 EVT ShTy = getShiftAmountTy(InnerVT, DL); in SimplifyDemandedBits()
663 ShTy = InnerVT; in SimplifyDemandedBits()
665 TLO.DAG.getNode(ISD::SHL, dl, InnerVT, InnerOp, in SimplifyDemandedBits()
|
| D | DAGCombiner.cpp | 13398 EVT InnerVT = BC0->getValueType(0); in visitVECTOR_SHUFFLE() local
13399 EVT InnerSVT = InnerVT.getScalarType(); in visitVECTOR_SHUFFLE()
13402 EVT ScaleVT = SVT.bitsLT(InnerSVT) ? VT : InnerVT; in visitVECTOR_SHUFFLE()
|
| /external/llvm/lib/Target/SystemZ/ |
| D | SystemZISelLowering.cpp | 272 for (MVT InnerVT : MVT::vector_valuetypes()) { in SystemZTargetLowering() local
273 setTruncStoreAction(VT, InnerVT, Expand); in SystemZTargetLowering()
274 setLoadExtAction(ISD::SEXTLOAD, VT, InnerVT, Expand); in SystemZTargetLowering()
275 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in SystemZTargetLowering()
276 setLoadExtAction(ISD::EXTLOAD, VT, InnerVT, Expand); in SystemZTargetLowering()
|
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64ISelLowering.cpp | 607 for (MVT InnerVT : MVT::vector_valuetypes()) { in AArch64TargetLowering() local
608 setTruncStoreAction(VT, InnerVT, Expand); in AArch64TargetLowering()
609 setLoadExtAction(ISD::SEXTLOAD, VT, InnerVT, Expand); in AArch64TargetLowering()
610 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in AArch64TargetLowering()
611 setLoadExtAction(ISD::EXTLOAD, VT, InnerVT, Expand); in AArch64TargetLowering()
678 for (MVT InnerVT : MVT::all_valuetypes()) in addTypeForNEON() local
679 setLoadExtAction(ISD::EXTLOAD, InnerVT, VT.getSimpleVT(), Expand); in addTypeForNEON()
|
| /external/llvm/lib/Target/PowerPC/ |
| D | PPCISelLowering.cpp | 490 for (MVT InnerVT : MVT::vector_valuetypes()) { in PPCTargetLowering() local
491 setTruncStoreAction(VT, InnerVT, Expand); in PPCTargetLowering()
492 setLoadExtAction(ISD::SEXTLOAD, VT, InnerVT, Expand); in PPCTargetLowering()
493 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in PPCTargetLowering()
494 setLoadExtAction(ISD::EXTLOAD, VT, InnerVT, Expand); in PPCTargetLowering()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.cpp | 445 for (MVT InnerVT : MVT::vector_valuetypes()) { in ARMTargetLowering() local
446 setTruncStoreAction(VT, InnerVT, Expand); in ARMTargetLowering()
447 setLoadExtAction(ISD::SEXTLOAD, VT, InnerVT, Expand); in ARMTargetLowering()
448 setLoadExtAction(ISD::ZEXTLOAD, VT, InnerVT, Expand); in ARMTargetLowering()
449 setLoadExtAction(ISD::EXTLOAD, VT, InnerVT, Expand); in ARMTargetLowering()
|
| /external/llvm/lib/Target/X86/ |
| D | X86ISelLowering.cpp | 753 for (MVT InnerVT : MVT::vector_valuetypes()) { in X86TargetLowering() local
754 setTruncStoreAction(InnerVT, VT, Expand); in X86TargetLowering()
756 setLoadExtAction(ISD::SEXTLOAD, InnerVT, VT, Expand); in X86TargetLowering()
757 setLoadExtAction(ISD::ZEXTLOAD, InnerVT, VT, Expand); in X86TargetLowering()
764 setLoadExtAction(ISD::EXTLOAD, InnerVT, VT, Expand); in X86TargetLowering()
769 setLoadExtAction(ISD::EXTLOAD, InnerVT, VT, Expand); in X86TargetLowering()
27632 MVT InnerVT = V.getSimpleValueType(); in performVZEXTCombine() local
27633 MVT InnerEltVT = InnerVT.getVectorElementType(); in performVZEXTCombine()
27638 assert(OpVT == InnerVT && "Types must match for vzext!"); in performVZEXTCombine()
|