Searched refs:MinVT (Results 1 – 5 of 5) sorted by relevance
/external/llvm/include/llvm/Target/ |
D | TargetLowering.h | 2545 EVT MinVT = getRegisterType(Context, MVT::i32); in getTypeForExtArgOrReturn() local 2546 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtArgOrReturn()
|
/external/llvm/lib/CodeGen/ |
D | TargetLoweringBase.cpp | 1476 MVT MinVT = TLI.getRegisterType(ReturnType->getContext(), MVT::i32); in GetReturnInfo() local 1477 if (VT.bitsLT(MinVT)) in GetReturnInfo() 1478 VT = MinVT; in GetReturnInfo()
|
/external/llvm/lib/CodeGen/SelectionDAG/ |
D | TargetLowering.cpp | 1382 EVT MinVT = EVT::getIntegerVT(*DAG.getContext(), MinBits); in SimplifySetCC() local 1383 if (isTypeDesirableForOp(ISD::SETCC, MinVT)) { in SimplifySetCC() 1385 SDValue Trunc = DAG.getNode(ISD::TRUNCATE, dl, MinVT, PreExt); in SimplifySetCC() 1386 SDValue C = DAG.getConstant(C1.trunc(MinBits), dl, MinVT); in SimplifySetCC()
|
D | DAGCombiner.cpp | 6285 EVT MinVT = N0.getValueType(); in visitZERO_EXTEND() local 6293 Op = DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT.getScalarType()); in visitZERO_EXTEND() 6308 return DAG.getZeroExtendInReg(Op, SDLoc(N), MinVT.getScalarType()); in visitZERO_EXTEND() 12900 EVT MinVT = SVT; in visitCONCAT_VECTORS() local 12908 MinVT = (!FoundMinVT || OpSVT.bitsLE(MinVT)) ? OpSVT : MinVT; in visitCONCAT_VECTORS() 12919 Opnds.append(NumElts, DAG.getUNDEF(MinVT)); in visitCONCAT_VECTORS() 12928 DAG.getNode(ISD::TRUNCATE, SDLoc(N), MinVT, Op.getOperand(i))); in visitCONCAT_VECTORS()
|
/external/llvm/lib/Target/X86/ |
D | X86ISelLowering.cpp | 2369 EVT MinVT = getRegisterType(Context, ReturnMVT); in getTypeForExtArgOrReturn() local 2370 return VT.bitsLT(MinVT) ? MinVT : VT; in getTypeForExtArgOrReturn()
|