Home
last modified time | relevance | path

Searched refs:PredOp (Results 1 – 2 of 2) sorted by relevance

/external/llvm/lib/Target/Hexagon/
DHexagonExpandCondsets.cpp159 unsigned DstSR, const MachineOperand &PredOp, bool Cond);
684 unsigned DstR, unsigned DstSR, const MachineOperand &PredOp, bool Cond) { in genTfrFor() argument
699 .addOperand(PredOp) in genTfrFor()
DHexagonISelLowering.cpp1266 SDValue PredOp = Op.getOperand(0); in LowerVSELECT() local
1274 SDValue SL = DAG.getNode(ISD::VSELECT, DL, MVT::v2i32, PredOp, X1, X2); in LowerVSELECT()