Searched refs:SBB (Results 1 – 7 of 7) sorted by relevance
/external/llvm/lib/Target/X86/ |
D | X86SchedHaswell.td | 552 // ADC SBB. 554 def : InstRW<[Write2P0156_Lat2], (instregex "(ADC|SBB)(8|16|32|64)r(r|i)", 555 "(ADC|SBB)(16|32|64)ri8", 556 "(ADC|SBB)64ri32", 557 "(ADC|SBB)(8|16|32|64)rr_REV")>; 560 def : InstRW<[Write2P0156_Lat2Ld, ReadAfterLd], (instregex "(ADC|SBB)(8|16|32|64)rm")>; 564 (instregex "(ADC|SBB)(8|16|32|64)m(r|i)", 565 "(ADC|SBB)(16|32|64)mi8", 566 "(ADC|SBB)64mi32")>;
|
D | X86ISelLowering.h | 332 ADD, SUB, ADC, SBB, SMUL, enumerator
|
D | X86IntrinsicsInfo.h | 225 X86_INTRINSIC_DATA(subborrow_u32, ADX, X86ISD::SBB, 0), 226 X86_INTRINSIC_DATA(subborrow_u64, ADX, X86ISD::SBB, 0),
|
D | X86InstrArithmetic.td | 1031 /// SBB. 1207 defm SBB : ArithBinOp_RFF<0x18, 0x1A, 0x1C, "sbb", MRM3r, MRM3m, X86sbb_flag,
|
D | X86ISelLowering.cpp | 14765 SDValue Cmp = DAG.getNode(X86ISD::SBB, DL, VTs, LHS, RHS, Carry); in LowerSETCCE() 14780 Opc == X86ISD::SBB || in isX86LogicalCmp() 19682 case ISD::SUBE: Opc = X86ISD::SBB; ExtraOp = true; break; in LowerADDC_ADDE_SUBC_SUBE() 20522 case X86ISD::SBB: return "X86ISD::SBB"; in getTargetNodeName() 22539 case X86ISD::SBB: in computeKnownBitsForTargetNode() 27557 return DAG.getNode(N->getOpcode() == ISD::SUB ? X86ISD::ADC : X86ISD::SBB, in OptimizeConditionalInDecrement() 27561 return DAG.getNode(N->getOpcode() == ISD::SUB ? X86ISD::SBB : X86ISD::ADC, in OptimizeConditionalInDecrement()
|
D | X86InstrInfo.td | 229 def X86sbb_flag : SDNode<"X86ISD::SBB", SDTBinaryArithWithFlagsInOut>;
|
/external/pcre/dist/sljit/ |
D | sljitNativeX86_common.c | 223 #define SBB (/* BINARY */ 3 << 3) macro 2195 return emit_non_cum_binary(compiler, SBB_r_rm, SBB_rm_r, SBB, SBB_EAX_i32,
|