Searched refs:SOPP (Results 1 – 8 of 8) sorted by relevance
/external/llvm/docs/ |
D | AMDGPUUsage.rst | 52 SOPP Instructions 55 Unless otherwise mentioned, all SOPP instructions that have one or more
|
/external/llvm/lib/Target/AMDGPU/ |
D | SIDefines.h | 26 SOPP = 1 << 9, enumerator
|
D | SIInstrFormats.td | 28 field bits<1> SOPP = 0; 60 let TSFlags{9} = SOPP; 295 class SOPP <bits<7> op, dag ins, string asm, list<dag> pattern = []> : 302 let SOPP = 1;
|
D | SIInstructions.td | 428 // SOPP Instructions 431 def S_NOP : SOPP <0x00000000, (ins i16imm:$simm16), "s_nop $simm16">; 435 def S_ENDPGM : SOPP <0x00000001, (ins), "s_endpgm", 443 def S_BRANCH : SOPP < 450 def S_CBRANCH_SCC0 : SOPP < 454 def S_CBRANCH_SCC1 : SOPP < 461 def S_CBRANCH_VCCZ : SOPP < 465 def S_CBRANCH_VCCNZ : SOPP < 472 def S_CBRANCH_EXECZ : SOPP < 476 def S_CBRANCH_EXECNZ : SOPP < [all …]
|
D | SIInstrInfo.h | 203 return MI.getDesc().TSFlags & SIInstrFlags::SOPP; in isSOPP() 207 return get(Opcode).TSFlags & SIInstrFlags::SOPP; in isSOPP()
|
/external/mesa3d/src/gallium/drivers/radeon/ |
D | SIInstructions.td | 601 def S_ENDPGM : SOPP <0x00000001, (ins), "S_ENDPGM", 609 def S_BRANCH : SOPP < 615 def S_CBRANCH_SCC0 : SOPP < 619 def S_CBRANCH_SCC1 : SOPP < 626 def S_CBRANCH_VCCZ : SOPP < 631 def S_CBRANCH_VCCNZ : SOPP < 638 def S_CBRANCH_EXECZ : SOPP < 643 def S_CBRANCH_EXECNZ : SOPP < 655 def S_WAITCNT : SOPP <0x0000000c, (ins i32imm:$simm16), "S_WAITCNT $simm16",
|
D | SIInstrInfo.td | 335 class SOPP <bits<7> op, dag ins, string asm, list<dag> pattern> : Enc32 < 346 let EncodingType = 10; // SIInstrEncodingType::SOPP
|
/external/mesa3d/src/gallium/drivers/radeon/MCTargetDesc/ |
D | SIMCCodeEmitter.cpp | 47 SOPP = 10, enumerator
|