Home
last modified time | relevance | path

Searched refs:SUB2 (Results 1 – 11 of 11) sorted by relevance

/external/libvpx/libvpx/vpx_dsp/mips/
Dfwd_dct32x32_msa.c95 SUB2(vec4, vec5, vec7, vec6, vec4, vec7); in fdct8x32_1d_column_even_store()
111 SUB2(in0, in1, in2, in3, in0, in2); in fdct8x32_1d_column_even_store()
117 SUB2(in9, vec2, in14, vec5, vec2, vec5); in fdct8x32_1d_column_even_store()
192 SUB2(in27, in26, in25, in24, in22, in21); in fdct8x32_1d_column_odd_store()
200 SUB2(in26, in27, in24, in25, in23, in20); in fdct8x32_1d_column_odd_store()
226 SUB2(in28, in29, in31, in30, in17, in18); in fdct8x32_1d_column_odd_store()
233 SUB2(in29, in28, in30, in31, in16, in19); in fdct8x32_1d_column_odd_store()
356 SUB2(vec4, vec5, vec7, vec6, vec4, vec7); in fdct8x32_1d_row_even_4x()
373 SUB2(in0, in1, in2, in3, in0, in2); in fdct8x32_1d_row_even_4x()
379 SUB2(in9, vec2, in14, vec5, vec2, vec5); in fdct8x32_1d_row_even_4x()
[all …]
Didct32x32_msa.c159 SUB2(reg5, reg4, reg3, reg2, vec0, vec1); in idct32x8_row_odd_process_store()
220 SUB2(reg0, reg4, reg1, reg5, vec0, vec1); in idct32x8_row_odd_process_store()
223 SUB2(reg2, reg6, reg3, reg7, vec0, vec1); in idct32x8_row_odd_process_store()
235 SUB2(reg0, reg4, reg3, reg7, vec0, vec1); in idct32x8_row_odd_process_store()
238 SUB2(reg1, reg5, reg2, reg6, vec0, vec1); in idct32x8_row_odd_process_store()
469 SUB2(reg5, reg4, reg3, reg2, vec0, vec1); in idct8x32_column_odd_process_store()
521 SUB2(reg0, reg4, reg1, reg5, vec0, vec1); in idct8x32_column_odd_process_store()
524 SUB2(reg2, reg6, reg3, reg7, vec0, vec1); in idct8x32_column_odd_process_store()
535 SUB2(reg0, reg4, reg3, reg7, vec0, vec1); in idct8x32_column_odd_process_store()
538 SUB2(reg1, reg5, reg2, reg6, vec0, vec1); in idct8x32_column_odd_process_store()
Dfwd_txfm_msa.c119 SUB2(stp34, stp25, stp33, stp22, in12, in11); in fdct8x16_1d_column()
Dinv_txfm_msa.h226 SUB2(in1, in3, in7, in5, res0_m, res1_m); \
Dmacros_msa.h1567 #define SUB2(in0, in1, in2, in3, out0, out1) { \ macro
/external/libvpx/libvpx/vp8/encoder/mips/msa/
Dquantize_msa.c61 SUB2(x0, sign_z0, x1, sign_z1, x0, x1); in fast_quantize_b_msa()
135 SUB2(x0, z_bin0, x1, z_bin1, z_bin0, z_bin1); in exact_regular_quantize_b_msa()
136 SUB2(z_bin0, zbin_o_q, z_bin1, zbin_o_q, z_bin0, z_bin1); in exact_regular_quantize_b_msa()
159 SUB2(sign_x0, sign_z0, sign_x1, sign_z1, sign_x0, sign_x1); in exact_regular_quantize_b_msa()
Ddenoising_msa.c229 SUB2(zero, abs_diff0, zero, abs_diff1, abs_diff_neg0, in vp8_denoiser_filter_msa()
271 SUB2(zero, abs_diff0, zero, abs_diff1, abs_diff_neg0, in vp8_denoiser_filter_msa()
/external/libvpx/libvpx/vp9/encoder/mips/msa/
Dvp9_fdct4x4_msa.c25 SUB2(in4, in1, in4, in2, in1, in2); in vp9_fwht4x4_msa()
34 SUB2(in4, in2, in4, in3, in2, in3); in vp9_fwht4x4_msa()
/external/libvpx/libvpx/vp8/common/mips/msa/
Dvp8_macros_msa.h1490 #define SUB2(in0, in1, in2, in3, out0, out1) \ macro
/external/robolectric/v3/runtime/
Dandroid-all-5.1.1_r9-robolectric-1.jarMETA-INF/ META-INF/MANIFEST.MF com/ com/google/ com/ ...
Dandroid-all-5.0.0_r2-robolectric-1.jarMETA-INF/ META-INF/MANIFEST.MF com/ com/google/ com/ ...