Searched refs:Src0Reg (Results 1 – 5 of 5) sorted by relevance
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64FastISel.cpp | 4449 unsigned Src0Reg = getRegForValue(I->getOperand(0)); in selectRem() local
4450 if (!Src0Reg) in selectRem()
4461 unsigned QuotReg = fastEmitInst_rr(DivOpc, RC, Src0Reg, /*IsKill=*/false, in selectRem()
4467 Src1Reg, Src1IsKill, Src0Reg, in selectRem()
4513 unsigned Src0Reg = getRegForValue(Src0); in selectMul() local
4514 if (!Src0Reg) in selectMul()
4519 emitLSL_ri(VT, SrcVT, Src0Reg, Src0IsKill, ShiftVal, IsZExt); in selectMul()
4527 unsigned Src0Reg = getRegForValue(I->getOperand(0)); in selectMul() local
4528 if (!Src0Reg) in selectMul()
4537 unsigned ResultReg = emitMul_rr(VT, Src0Reg, Src0IsKill, Src1Reg, Src1IsKill); in selectMul()
[all …]
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | R600InstrInfo.h | 245 unsigned Src0Reg,
|
| D | R600InstrInfo.cpp | 1179 unsigned Src0Reg, in buildDefaultInstruction() argument
1192 .addReg(Src0Reg) // $src0 in buildDefaultInstruction()
|
| D | SIInstrInfo.cpp | 1904 unsigned Src0Reg = Src0.getReg(); in legalizeOperandsVOP2() local
1916 Src1.ChangeToRegister(Src0Reg, false, false, Src0Kill); in legalizeOperandsVOP2()
|
| /external/llvm/lib/Target/Mips/ |
| D | MipsFastISel.cpp | 1671 unsigned Src0Reg = getRegForValue(I->getOperand(0)); in selectDivRem() local
1673 if (!Src0Reg || !Src1Reg) in selectDivRem()
1676 emitInst(DivOpc).addReg(Src0Reg).addReg(Src1Reg); in selectDivRem()
|