Searched refs:SubReg0 (Results 1 – 4 of 4) sorted by relevance
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64AdvSIMDScalarPass.cpp | 214 unsigned Src0 = 0, SubReg0; in isProfitableToTransform() local
220 Src0 = getSrcFromCopy(&*Def, MRI, SubReg0); in isProfitableToTransform()
307 unsigned Src0 = 0, SubReg0; in transformInstruction() local
313 Src0 = getSrcFromCopy(&*Def, MRI, SubReg0); in transformInstruction()
338 SubReg0 = 0; in transformInstruction()
357 .addReg(Src0, getKillRegState(true), SubReg0) in transformInstruction()
|
| /external/llvm/lib/CodeGen/ |
| D | TargetInstrInfo.cpp | 142 unsigned SubReg0 = HasDef ? MI->getOperand(0).getSubReg() : 0; in commuteInstructionImpl() local
157 SubReg0 = SubReg2; in commuteInstructionImpl()
162 SubReg0 = SubReg1; in commuteInstructionImpl()
173 MI->getOperand(0).setSubReg(SubReg0); in commuteInstructionImpl()
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelDAGToDAG.cpp | 1596 SDValue SubReg0 = CurDAG->getTargetConstant(ARM::gsub_0, dl, MVT::i32); in createGPRPairNode() local
1598 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in createGPRPairNode()
1607 SDValue SubReg0 = CurDAG->getTargetConstant(ARM::ssub_0, dl, MVT::i32); in createSRegPairNode() local
1609 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in createSRegPairNode()
1618 SDValue SubReg0 = CurDAG->getTargetConstant(ARM::dsub_0, dl, MVT::i32); in createDRegPairNode() local
1620 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in createDRegPairNode()
1629 SDValue SubReg0 = CurDAG->getTargetConstant(ARM::qsub_0, dl, MVT::i32); in createQRegPairNode() local
1631 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1 }; in createQRegPairNode()
1641 SDValue SubReg0 = CurDAG->getTargetConstant(ARM::ssub_0, dl, MVT::i32); in createQuadSRegsNode() local
1645 const SDValue Ops[] = { RegClass, V0, SubReg0, V1, SubReg1, in createQuadSRegsNode()
[all …]
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | AMDGPUISelDAGToDAG.cpp | 407 SDValue RC, SubReg0, SubReg1; in Select() local
414 SubReg0 = CurDAG->getTargetConstant(AMDGPU::sub0_sub1, DL, MVT::i32); in Select()
418 SubReg0 = CurDAG->getTargetConstant(AMDGPU::sub0, DL, MVT::i32); in Select()
423 const SDValue Ops[] = { RC, N->getOperand(0), SubReg0, in Select()
|