Searched refs:VBSL (Results 1 – 9 of 9) sorted by relevance
| /external/llvm/test/CodeGen/AArch64/ |
| D | neon-or-combine.ll | 6 ; (or (and B, A), (and C, ~A)) => (VBSL A, B, C)
|
| /external/llvm/lib/Target/ARM/ |
| D | ARMISelLowering.h | 184 VBSL, enumerator
|
| D | ARMScheduleSwift.td | 546 "VBIT", "VBSL", "VSLI", "VSRI", "VCLS", "VCLZ", "VCNT")>;
|
| D | ARMInstrNEON.td | 555 def NEONvbsl : SDNode<"ARMISD::VBSL",
5009 // VBSL : Vector Bitwise Select
5085 // like VBSL but with: "vbif $dst, $src3, $src1", "$src2 = $dst",
5099 // like VBSL but with: "vbit $dst, $src2, $src1", "$src3 = $dst",
8107 // VBIF, VBIT, and VBSL allow, but do not require, a type suffix.
|
| D | ARMScheduleA9.td | 2402 // VADD/VAND/VORR/VEOR/VBIC/VORN/VBIT/VBIF/VBSL
|
| D | ARMISelLowering.cpp | 1208 case ARMISD::VBSL: return "ARMISD::VBSL"; in getTargetNodeName()
8920 SDValue Result = DAG.getNode(ARMISD::VBSL, dl, CanonicalVT, in PerformORCombine()
|
| /external/clang/include/clang/Basic/ |
| D | arm_neon.td | 805 def VBSL : SInst<"vbsl", "dudd",
|
| /external/valgrind/none/tests/arm/ |
| D | neon128.stdout.exp | 147 ---- VBSL ----
|
| D | neon64.stdout.exp | 193 ---- VBSL ----
|