Searched refs:areMemAccessesTriviallyDisjoint (Results 1 – 10 of 10) sorted by relevance
| /external/llvm/lib/Target/AArch64/ |
| D | AArch64InstrInfo.h | 56 areMemAccessesTriviallyDisjoint(MachineInstr *MIa, MachineInstr *MIb,
|
| D | AArch64LoadStoreOptimizer.cpp | 853 return !TII->areMemAccessesTriviallyDisjoint(MIa, MIb); in mayAlias()
|
| D | AArch64InstrInfo.cpp | 615 AArch64InstrInfo::areMemAccessesTriviallyDisjoint(MachineInstr *MIa, in areMemAccessesTriviallyDisjoint() function in AArch64InstrInfo
|
| /external/llvm/lib/Target/Hexagon/ |
| D | HexagonInstrInfo.h | 249 bool areMemAccessesTriviallyDisjoint(MachineInstr *MIa, MachineInstr *MIb,
|
| D | HexagonExpandCondsets.cpp | 856 if (HII->areMemAccessesTriviallyDisjoint(TheI, ToI)) in canMoveMemTo()
|
| D | HexagonInstrInfo.cpp | 1391 bool HexagonInstrInfo::areMemAccessesTriviallyDisjoint(MachineInstr *MIa, in areMemAccessesTriviallyDisjoint() function in HexagonInstrInfo
|
| /external/llvm/lib/Target/AMDGPU/ |
| D | SIInstrInfo.h | 136 bool areMemAccessesTriviallyDisjoint(
|
| D | SIInstrInfo.cpp | 1200 bool SIInstrInfo::areMemAccessesTriviallyDisjoint(MachineInstr *MIa, in areMemAccessesTriviallyDisjoint() function in SIInstrInfo
|
| /external/llvm/include/llvm/Target/ |
| D | TargetInstrInfo.h | 1352 areMemAccessesTriviallyDisjoint(MachineInstr *MIa, MachineInstr *MIb,
|
| /external/llvm/lib/CodeGen/ |
| D | ScheduleDAGInstrs.cpp | 580 if (TII->areMemAccessesTriviallyDisjoint(MIa, MIb, AA)) in MIsNeedChainEdge()
|