/external/llvm/test/CodeGen/Thumb2/ |
D | thumb2-cmn.ll | 12 ; CHECK: cmn {{.*}}, r1 20 ; CHECK: cmn {{.*}}, r1 28 ; CHECK: cmn {{.*}}, r1 36 ; CHECK: cmn {{.*}}, r1 45 ; CHECK: cmn.w {{.*}}, r1, lsl #5 54 ; CHECK: cmn.w {{.*}}, r1, lsr #6 63 ; CHECK: cmn.w {{.*}}, r1, asr #7 74 ; CHECK: cmn.w {{.*}}, {{.*}}, ror #8 78 tail call void asm sideeffect "cmn.w r0, r1", ""() nounwind, !srcloc !0 85 ; CHECK: cmn.w r0, r1
|
D | thumb2-cmn2.ll | 6 ; CHECK: cmn.w {{r.*}}, #187 14 ; CHECK: cmn.w {{r.*}}, #11141290 22 ; CHECK: cmn.w {{r.*}}, #-872363008 30 ; CHECK: cmn.w {{r.*}}, #1114112
|
/external/llvm/test/MC/AArch64/ |
D | alias-addsubimm.s | 81 cmn x5, #5 86 cmn x6, #-4095 89 cmn w7, #5 94 cmn w8, #-4095
|
D | arm64-aliases.s | 60 cmn w1, #3, lsl #0 61 cmn x2, #4194304 62 cmn w4, w5 63 cmn x6, x7 64 cmn w8, w9, asr #3 65 cmn x2, x3, lsr #4 66 cmn x2, w3, uxtb #1 67 cmn x4, x5, uxtx #1 69 ; CHECK: cmn w1, #3 ; encoding: [0x3f,0x0c,0x00,0x31] 70 ; CHECK: cmn x2, #1024, lsl #12 ; encoding: [0x5f,0x00,0x50,0xb1] [all …]
|
D | basic-a64-instructions.s | 205 cmn x4, w5, uxtb #2 206 cmn sp, w19, uxth #4 207 cmn x1, w20, uxtw 208 cmn x3, x13, uxtx #0 209 cmn x25, w20, sxtb #3 210 cmn sp, w19, sxth 211 cmn x2, w3, sxtw 212 cmn x5, x9, sxtx #2 222 cmn w5, w7, uxtb 223 cmn w15, w17, uxth [all …]
|
D | basic-a64-diagnostics.s | 393 cmn w9, w10, lsl #-1 394 cmn w9, w10, lsl #32 395 cmn w11, w12, lsr #-1 396 cmn w11, w12, lsr #32 397 cmn w19, wzr, asr #-1 398 cmn wzr, wzr, asr #32 399 cmn x9, x10, lsl #-1 400 cmn x9, x10, lsl #64 401 cmn x11, x12, lsr #-1 402 cmn x11, x12, lsr #64 [all …]
|
/external/llvm/test/CodeGen/AArch64/ |
D | cmpwithshort.ll | 6 ; CHECK-NEXT: cmn 21 ; CHECK-NEXT: cmn 36 ; CHECK-NEXT: cmn
|
D | cmp-const-max.ll | 7 ; CHECK: cmn x0, #1 24 ; CHECK: cmn x0, #1
|
D | addsub-shifted.ll | 252 ; Important that this isn't lowered to a cmn instruction because if %rhs32 == 262 ; CHECK: cmn {{w[0-9]+}}, {{w[0-9]+}}, lsr #20 269 ; CHECK: cmn {{w[0-9]+}}, {{w[0-9]+}}, asr #9 276 ; Again, it's important that cmn isn't used here in case %rhs64 == 0. 285 ; CHECK: cmn {{x[0-9]+}}, {{x[0-9]+}}, lsr #20 292 ; CHECK: cmn {{x[0-9]+}}, {{x[0-9]+}}, asr #59
|
D | arm64-xaluo.ll | 277 ; CHECK: cmn w0, w1 288 ; CHECK: cmn x0, x1 299 ; CHECK: cmn w0, w1 310 ; CHECK: cmn x0, x1 419 ; CHECK: cmn w0, w1 436 ; CHECK: cmn x0, x1 453 ; CHECK: cmn w0, w1 470 ; CHECK: cmn x0, x1 593 ; CHECK: cmn x0, x0 645 ; CHECK: cmn x0, x0
|
D | combine-comparisons-by-cse.ll | 160 ; CHECK: cmn 163 ; CHECK-NOT: cmn 197 ; CHECK: cmn 200 ; CHECK-NOT: cmn 266 ; CHECK: cmn 312 ; CHECK: cmn
|
D | arm64-fast-isel-icmp.ll | 16 ; CHECK: cmn w0, #7 211 ; CHECK-NEXT: cmn w0, #233
|
D | addsub.ll | 140 ; CHECK: cmn {{w[0-9]+}}, #444
|
/external/libavc/common/armv8/ |
D | ih264_mem_fns_neon_av8.s | 122 cmn x2, #8 187 cmn x2, #8 257 cmn x2, #8
|
/external/llvm/test/CodeGen/ARM/ |
D | cmn.ll | 8 ; CHECK: cmn 17 ; CHECK: cmn
|
D | fast-isel-cmp-imm.ll | 86 ; ARM: cmn r{{[0-9]}}, #1 87 ; THUMB: cmn.w r{{[0-9]}}, #1 120 ; ARM: cmn r{{[0-9]}}, #1 121 ; THUMB: cmn.w r{{[0-9]}}, #1 154 ; ARM: cmn r{{[0-9]}}, #1 155 ; THUMB: cmn.w r{{[0-9]}}, #1
|
D | lsr-icmp-imm.ll | 5 ; In this case, the immediate value is -2 which requires a cmn instruction. 10 ; CHECK: cmn{{.*}}[[IV]], #2
|
/external/v8/test/webkit/fast/js/kde/ |
D | md5-2.js | 57 function cmn(q, a, b, x, s, t) function 63 return cmn((b & c) | ((~b) & d), a, b, x, s, t) 67 return cmn((b & d) | (c & (~d)), a, b, x, s, t) 71 return cmn(b ^ c ^ d, a, b, x, s, t) 75 return cmn(c ^ (b | (~d)), a, b, x, s, t)
|
/external/llvm/test/MC/ARM/ |
D | basic-arm-instructions.s | 690 cmn r1, #0xf 691 cmn r1, $0xf 692 cmn r1, 0xf 693 cmn r1, -0xf 694 cmn r7, #(0xff << 16) 695 cmn r7, #-2147483638 696 cmn r7, #42, #2 697 cmn r7, #40, #2 698 cmn r7, $40, $2 699 cmn r7, 40, 2 [all …]
|
/external/v8/test/cctest/ |
D | test-disasm-arm.cc | 203 COMPARE(cmn(r0, Operand(r4)), in TEST() 205 COMPARE(cmn(r1, Operand(r6, ROR, 1)), in TEST() 207 COMPARE(cmn(r2, Operand(r8)), in TEST() 209 COMPARE(cmn(r3, Operand(fp), le), in TEST() 315 COMPARE(cmn(r3, Operand(-1024)), in TEST()
|
D | test-disasm-arm64.cc | 287 COMPARE(cmn(w18, Operand(0xff)), "cmn w18, #0xff (255)"); in TEST_() 288 COMPARE(cmn(x19, Operand(0xff000)), "cmn x19, #0xff000 (1044480)"); in TEST_() 295 COMPARE(cmn(csp, Operand(24)), "cmn csp, #0x18 (24)"); in TEST_() 323 COMPARE(cmn(csp, Operand(24)), "cmn csp, #0x18 (24)"); in TEST_() 341 COMPARE(cmn(w24, Operand(w25)), "cmn w24, w25"); in TEST_() 342 COMPARE(cmn(x26, Operand(cp, LSL, 63)), "cmn x26, cp, lsl #63"); in TEST_() 399 COMPARE(cmn(w0, Operand(w1, UXTB, 2)), "cmn w0, w1, uxtb #2"); in TEST_() 400 COMPARE(cmn(x2, Operand(x3, SXTH, 4)), "cmn x2, w3, sxth #4"); in TEST_() 405 COMPARE(cmn(csp, Operand(xzr, UXTX, 3)), "cmn csp, xzr, lsl #3"); in TEST_() 406 COMPARE(cmn(csp, Operand(xzr, LSL, 4)), "cmn csp, xzr, lsl #4"); in TEST_()
|
/external/llvm/test/MC/Disassembler/AArch64/ |
D | basic-a64-instructions.txt | 46 # CHECK: cmn w2, #4095 48 # CHECK: cmn x3, #1, lsl #12 62 # CHECK: cmn w3, #291, lsl #12 63 # CHECK: cmn wsp, #1365 64 # CHECK: cmn sp, #1092, lsl #12 137 # CHECK: cmn w3, w5 164 # CHECK: cmn x3, x5 298 # CHECK: cmn w0, w3 299 # CHECK: cmn wzr, w4 300 # CHECK: cmn w5, wzr [all …]
|
/external/llvm/test/MC/Disassembler/ARM/ |
D | basic-arm-instructions.txt | 422 # CHECK: cmn r1, #15 423 # CHECK: cmn r7, #40, #2 424 # CHECK: cmn r7, #-2147483638 425 # CHECK: cmn r1, r6 426 # CHECK: cmn r1, r6, lsl #10 427 # CHECK: cmn r1, r6, lsr #10 428 # CHECK: cmn sp, r6, lsr #10 429 # CHECK: cmn r1, r6, asr #10 430 # CHECK: cmn r1, r6, ror #10 431 # CHECK: cmn r7, r8, lsl r2 [all …]
|
/external/icu/android_icu4j/src/main/tests/android/icu/dev/test/translit/ |
D | langtagRegex.txt | 52 # old: | zh $s (?: cmn (?: $s Hans | $s Hant )? | gan | min (?: $s nan)? | wuu | yue );
|
/external/icu/icu4j/main/tests/translit/src/com/ibm/icu/dev/test/translit/ |
D | langtagRegex.txt | 52 # old: | zh $s (?: cmn (?: $s Hans | $s Hant )? | gan | min (?: $s nan)? | wuu | yue );
|